doc1. PADS
download 
Report Transcription
1. PADS
PCB PADS CIC PCB Design Flow Manual Ver.1.0 0 2015/04/30 1.0 Ver.1.0 2015.4.30 1 2015/04/30 ................................................................................................................... 1 1. PADS ...................................................................................... 5 1.1 (Library) ................................................................... 7 1.1.1 PADS Logic Library .................................................................. 7 1.1.2 PADS Layout Library ............................................................... 9 1.2 PART 1.3 Part ................................................................................. 10 ............................................... 13 1.3.1 Logic Decal PCB Decal ................................................ 14 1.3.2 Part ......................................................................... 20 1.3.3 Part ........................................................................ 31 2. ..................................................................................... 33 2.1 ........................................................................................... 33 2.2 Logic Decal Library ...................................................... 35 2.3 PCB Decal Library ........................................................ 39 2.4 Part Library 3. .................................................................. 48 ..................................................................... 53 3.1 3.2 Ver.1.0 ....................................................................................... 53 PADS Logic Schematic Layout ................................................. 55 2 2015/04/30 3.3 ....................................................................................... 57 3.3.1 PADS Layout .......................................................... 57 3.3.2 ...................................................................................... 62 3.3.3 ............................................................................................. 63 3.3.4 ............................................................................................. 64 3.3.5 Stitch Via........................................................................................ 71 3.4 CAM 3.5 PCB ........................................................ 81 ........................................................................................ 82 4. ............................................................................................. 83 5. .................................................................................................... 85 ................................................................................................................. 86 A. RF 50Ω ....................................................................................... 86 A.1 A.2 B. AppCAD ........................................................................ 87 ADS LineCalc .......................................................................... 89 Router B.1 Router Options ........................................................... 92 ............................................................................. 93 B.2 ........................................................................ 98 B.3 .................................................................................. 101 B.4 ..................................................................................... 102 Ver.1.0 3 2015/04/30 C. ................................................................... 104 Ver.1.0 4 2015/04/30 (NARLabs CIC) PADS Logic PADS Layout PCB PCB PADS PADS CIC PADS Logic (for Schematic) > Mentor Graphics > PADS ( Ver.1.0 1 Layout (for Layout Routing) ) > SDD_HOME > Samples 2015/04/30 PCB PCB Schematic Layout CAM PADS PCB Schematic Layout DFM Schematic Schematic Symbol net Connection Layout DFM Layout Footprint Routing Copper net Pour 0-1 PADS PCB pin pad ( ) ( ) PCB LVS (Layout vs. Schematic) Ver.1.0 2 2015/04/30 14 pin Pin Pin Pin PAD Schematic Part PCB Layout Library Layout vs. Schematic Schematic Library Layout (Layout footprint) (connection) Layout Layout Schematic Library PADS Logic Ver.1.0 PADS Layout 3 2015/04/30 PADS Logic xDX Designer PADS PADS Layout Schematic PADS VX (Central library for PADS integrated flow) Ver.1.0 4 2015/04/30 1. PADS PADS Logic PADS Layout Part ( Component) (1) Schematic Symbol (2) Footprint 1-1 PCB Decal Part Pin Gate 1.3.2 Ver.1.0 Logic Decal Part Pin Mapping Part Information 5 2015/04/30 1-2 Part Part Logic Decal PCB Decal 2D-line Library Library Library Ver.1.0 6 2015/04/30 1.1 (Library) 1.1.1 PADS Logic Library (1) Library PADS Logic > File > Library > Create New Lib mylib 1.1.1-1 PADS Logic Ver.1.0 Library 7 2015/04/30 (2) mylib Library File > Library > Manage Lib. List > Up 1.1.1-2 Ver.1.0 Library “mylib” 8 2015/04/30 1.1.2 PADS Layout Library PADS Layout Library (A) PADS Logic PADS Logic Library mylib.pt9 PADS Layout Library PADS Layout > File > Library > Manage Lib. List > Add mylib.pt9 1.1.2-1 (B) PADS Logic Library PADS Layout Layout Library (1) Layout Library PADS Layout > File > Library > Create New Lib mylib (2) mylib Library File > Library > Manage Lib. List > Up Ver.1.0 9 2015/04/30 1.2 PART PADS Part (1) Schematic Symbol (2) Footprint Pin 1.3.2 Part Logic Decal PCB Decal Gate Part Information TI 7400 Ver.1.0 10 2015/04/30 1.2-1 PADS Part Logic Decal Part NAND2 14 ( Ver.1.0 ) TI 7400 NANDDM DIP 14 pin Library PCB Decal (TI 7400 SO CFP ) 11 2015/04/30 Part Part Gate Logic Decal Component PCB Decal Logic Decal Footprint Gate Gate TI 7400 Logic Decal Schematic Symbol Part PCB Decal Part Footprint Gate borders, 2D Lines 1.2-1 arrow markers, charts, and copper outlines Part 2D Lines Library PADS Ver.1.0 12 2015/04/30 1.3 Part Part Gate Logic Decal PCB Decal PADS Logic 2D-Line PADS Layout / PADS Logic Part Gate Logic Decal / PCB Decal Logic Decal PCB Decal PCB Decal 2D Lines 2D Lines Library > Parts > New / Edit PADS Layout PADS Logic Library > Parts > View Toolbars > Schematic New / Edit Part Editor Library > Logic > New / Edit or Library > Parts > Edit > Edit Graphics Editing > Add Part PADS Layout View Toolbars > ECO > Add Component NA Library > Parts > Edit > Edit Electrical > Gates NA NA Library > Decals > New / Edit Decal Editor Library > Parts > Edit > Part Editor Edit Electrical > PCB Decals Library > Parts > Edit > PCB Decals NA View Toolbars > Drafting > 2D Line NA View Toolbars > Drafting > Library 1.3-1 Part Gate Logic Decal PCB Decal Ver.1.0 13 2D-Line 2015/04/30 1.3.1 Logic Decal 14 pin (1) PCB Decal TI 7400 Gate Logic Decal 3-pin NAND2 NANDDM 4 (2) PCB Decal DIP 14 Logic Decal PCB Decal Library Logic Decal PADS Logic > Library > Logic > New Part Editor Part Editor > Decal Editing Toolbar Create 2D-line Gate Ver.1.0 Add Terminal Logic Decal 14 2015/04/30 1.3.1-1 Gate NAND2 1.3.1-2 Gate NANDDM Ver.1.0 15 2015/04/30 PCB Decal data sheet data sheet 1.3.1-3 ( PCB Decal – DIP 14 data sheet ( mil inch Ver.1.0 16 )[5.4] [5.4]) mm 2015/04/30 PADS Layout PCB Decal (1) mil inch Layout mm Decal Editor Layout mm Layout Window > Tools > Decal Editor Decal Editor mil Decal Editor Decal Editor > Tools > Options > General (Minmum display width < MDW Ver.1.0 MDW) > MDW 17 2015/04/30 1.3.1-4 Layout Decal Editor Options MDW (Minmum display width) (2) PCB Decal PADS Layout > Library > Decals > New Decal Editor Decal Editor > Decal Editing Toolbar 2D-line Wizard Ver.1.0 Terminal DIP 14 PCB Decal 18 2015/04/30 1.3.1-5 PCB Decal – DIP 14 pin Logic Decal (Schematic symbol) PCB Decal (footprint) Library Ver.1.0 Part 19 2015/04/30 1.3.2 Part Logic Decal (schematic symbol) PADS PCB Decal PCB Decal (PCB footprint) Part Logic Decal TI 7400 Part Part PADS Logic > Library > Parts > Edit > Edit Electrical PADS Layout > Library > Parts > New Part Information General PCB Decals Gates Pins Attributes Pin Mapping Ver.1.0 20 2015/04/30 Part Information – General (TI 7400) “Logic Family” 1.3.2-1 Part Information – General Pins Information – General PCB Decal” Ver.1.0 PCB Decal Layout Footprint Part ”Define Mapping of Part Type Pin Number to “Pin Mapping” 21 2015/04/30 Part Information – PCB Decals (TI 7400) “Pin Count” “*” Library “Filter” pin “Assigned Decals” Decal 14 Pin ) DIP14 (Assigned Decal (Unassigned ) 1.3.2-2 Part Information – PCB Decals Gates Ver.1.0 22 2015/04/30 Part Information – Pins Add Pin (TI 7400) Add Pins Pin Pin Pin Group 12 pin 4 Part Information - Gate Name 14 14 12 3-pin Pin Gate A B ) Gates C D( Signal Pin pin 1.3.2-3 Part Information – Pins Pins Part Information – General PCB Decal” Ver.1.0 PCB Decal Layout footprint ”Define Mapping of Part Type Pin Number to Pin Mapping 23 2015/04/30 Part Information Pin Mapping (TI 7400) 1.3.2-3 Part Information – Pin Mapping Part Information Pins PCB Decal pin number Decal pin number Ver.1.0 24 2015/04/30 Part Information Attributes (TI 7400) Part “Browse Lib. Attr…” 1.3.2-4 Part Information – Attributes Ver.1.0 25 2015/04/30 Part Information Gates (TI 7400) Gate Part Gate ( Gate Pin Pins NAND2 TI 7400 Ver.1.0 Pin Gate Part Gate Logic Decal NAND2 Logic Decal 1.3.2-5 Logic Decal Pins Information (A) ) Logic Decal Decal 1 NANDDM Decal 2 TI 7400 (NAND2 Decal 1) 26 2015/04/30 Part Information Pins Gate A B NAND2 Gate NANDDM 4 C D NAND2 Decal 2 NAND2 Decal 1 View > Toolbar > ECO Toolbar > Add Component 1.3.2-6 TI 7400 (NAND2) 7400 IC 4 NAND2 Gate IC Ver.1.0 27 5 U3 7400 U4 2015/04/30 (B) NANDDM NANDDM 1.3.2-7 Logic Decal Logic Decal TI 7400 (NANDDM Part Information Decal 1 Decal 1) Pins Gate A B NANDDM Gate C D 4 NANDDM View > Toolbar > ECO Toolbar > Add Component Ver.1.0 28 2015/04/30 1.3.2-8 TI 7400 (NANDDM) 7400 IC 4 NANDDM Gate IC 5 U1 7400 U2 Logic Decal > RMB > Properties > Gate Decal Ver.1.0 29 2015/04/30 1.3.2-9 Gate Part Information NANDDM PADS Logic 1 Gate B PADS Layout Pins C Gate A D NAND2 3 Library Library Ver.1.0 30 2015/04/30 1.3.3 Part Part Information PADS Logic Gate Part Part Gates Pins TI 7400 Part PADS Logic > File > Library > Part > TI7400 > Edit Part Ver.1.0 (PADS Logic) (TI 7400) 31 2015/04/30 PADS Layout Part Part Information PADS Layout > File > Library > Part > TI7400 > Edit Part (PADS Layout) (TI 7400) PADS Logic PADS Layout Library Ver.1.0 32 2015/04/30 2. LNA Avago AV72543 FR4 Gerber File Library PCB 2.1 [5.3] 2.1-1 Foot Print Avago AV72543 R L C SMA_Edge Conn_2P SOT-343 0603 0402 0402 3-pin 2-pin 4 pin SMD chip 0603 SMD 0402 SMD 0402 SMD PCB DIP SMA 2.1-1 Ver.1.0 33 2015/04/30 PADS Logic 2.1-2 PADS Logic Library Ver.1.0 34 2015/04/30 2.2 Logic Decal Library Logic Decal Library Logic Decal (A) 4-pin Chip [5.3] MGA-72543 pin pin 1 2.2-1 4-pin Chip MGA-72543 Ver.1.0 35 2015/04/30 Logic Decal ( symbol) pin File > Library > (Logic) > New Part Editor > View > Toolbars> (Symbol) Decal Editing Toolbar Create 2D Lines / > Add Terminal ( 2.2-2 MGA-72543 4-pin IC ) Logic Decal ( AV-72543-M-GATE ) pin 1 Ver.1.0 36 2015/04/30 (B) SMA_Edge CAE Decal ( CONN_2P symbol) pin File > Library > (Logic) > New Part Editor > View > Toolbars> (Symbol) Decal Editing Toolbar Create 2D Lines / > Add Terminal ( ) 2.2-3 SMA_Edge 3-pin 2.2-4 CONN_2P 2-pin Ver.1.0 Logic Decal ( Logic Decal ( 37 SMA_EDGE_GATE) CONN_2P_GATE) 2015/04/30 (C) 0402 SMD / 0603 SMD Part Logic Decal Parts File > Library > (Parts) RES IND CAP > Copy mylib Layout PCB Decals 2.2-5 RLC Logic Decal Footprint Part Logic Decal Ver.1.0 38 2015/04/30 2.3 PCB Decal Library (A) 4-pin IC MGA-72543 datasheet 2.3-1 MGA-72543 datasheet PADS Layout Footprint Footprint PCB Decal Symbol SOT-343 (SOT-343) footprint Footprint pin PCB Decal Ver.1.0 39 2015/04/30 2.3-2 4-pi chip AV-72543 Symbol Footprint PCB Decals 4 SMD PAD (Layer 20 ) File > Library > (Decals) > New Decal Editor PAD Decal Editor > Drafting Toolbar > Terminal PAD RMB > Select Terminals PAD > RMB > Properties > Pad Stack PAD SMD ( Side Ver.1.0 ) Drill size =0 Drill size Diameter 40 Mounted Side Inner Layers Opposite 0 2015/04/30 2.3-4 SMD Ver.1.0 PAD (Mounted Side) 41 2015/04/30 2.3-5 SMD PAD 4 (Inner Layers PAD Opposite Side ) (Layer 20 ) Ver.1.0 42 2015/04/30 2.3-6 MGA-72543 PCB Decal SOT-343 (PADS Layout ) PCB Decal PAD PAD ( ) Layout Q Ver.1.0 43 2015/04/30 (B) SMA_Edge / CONN_2P SMA_Edge CONN_2P PCB Decal ( footprint) 2.3-7 SMA_Edge 3-pin 2.3-8 CONN_2P 2-pin New PCB Decal File > Library > (Decals) > New Decal Editor PAD Decal Editor > Drafting Toolbar > Terminal Terminal Ver.1.0 PAD Pad Stack 44 2015/04/30 2.3-9 SMA_Edge 3-pin 2.3-10 CONN_2P 2-pin Ver.1.0 PCB Decal (PADS Layout) PADS Layout 45 PCB Decal 2015/04/30 (c) 0402 SMD/ 0603 SMD File > Library > (Decals) Library all 0603 0402 (SMD ) > Copy mylib 2.3-11 0402 PCB Decal Ver.1.0 46 2015/04/30 2.3-12 0603 PCB Decal Ver.1.0 47 2015/04/30 2.4 Part Library 1.3.2 “ Part ” Logic Decal PCB Decal 4-pin chip AV-72543 Part Information –General (AV-72543) 2.4-1 4-pin chip AV-72543 – General Logic Family Ver.1.0 48 2015/04/30 Part Information – PCB Decals (AV-72543) PCB Decals Pin Count ( Library) SOT-343 2.4-2 4-pin chip AV-72543 Ver.1.0 – PCB Decals 49 2015/04/30 Part Information – Gates (AV-72543) Gates Add CAE Decal1 “…” Logic Decal “AV-72543-M-GATE” 2.4-3 4-pin chip AV-72543 Ver.1.0 Gate 50 2015/04/30 Part Information – Pins (AV-72543) Pins Pin Group PCB Decal Add Pin / Add Pins Pin Gate-A Pin Number Name Type Swap = Swap =0 2.4-4 4-pin chip AV-72543 Ver.1.0 Pins 51 2015/04/30 Part Information – Pin Mapping (AV-72543) Logic Decal PCB Decal Part Information > General “Define mapping of Part Type pin Numbers to PCB Decal” 2.4-5 4-pin chip AV-72543 Pin Mapping Part Library Ver.1.0 Part 52 2015/04/30 3. Part Library 3.1 (1) connection View > Schematic Editing Toolbar> Add connection pin pin Net Name (2) Net Name net RMB > Select Nets > Project Explore ( ) > net RMB > Properties > Ver.1.0 53 2015/04/30 3.1-1 3.1-2 Ver.1.0 Net Name PADS Logic 54 2015/04/30 3.2 PADS Logic Schematic Layout Library Layout Part footprint Schematic (connection) Layout PADS (1) Part Part Logic Decal PCB Decal Gate Pins (2) (3) PADS Logic Schematic Layout (4) Layout Window > Tools > Disperse Components (5) (3) PADS Logic Schematic Layout Logic Window > Tools > PADS Layout > Design > Send Net list Ver.1.0 55 2015/04/30 3.2-1 PADS Logic Schematic Layout PADS Layout PADS Layout > Tools > Disperse Components PCB Decal 3.2-2 Ver.1.0 PADS Logic Schematic Layout ( 56 Add Connection ) 2015/04/30 3.3 PADS Logic Schematic Layout Layout PADS Layout DRC mode “ PCB prevent PADS ” 3.3.1 PADS Layout PADS Tools > Options Tools > Options > General (Minmum display width MDW) < MDW Ver.1.0 > MDW 57 2015/04/30 3.3.1-1 Ver.1.0 Minmum display width (MDW) 58 2015/04/30 Tools > Options > Design On-line DRC = Prevent 3.3.1-2 DRC Prevent Ver.1.0 59 2015/04/30 Tools > Options > Grid Hatch Grid Copper Pour Properties > Line Settings > Width (CPLW) 3.3.1-3 Hatch Grid 3.3.1-4(b) CPLW < Hatch Grid 3.3.1-4(a) CPLW > Hatch Grid Ver.1.0 60 2015/04/30 Tools > Options > Text and Lines 3.3.1-5 Options Ver.1.0 61 2015/04/30 3.3.2 Design Rules DRC mode Prevent DFF PCB PCB Ver.1.0 PADS 62 2015/04/30 3.3.3 Pin ( PAD) (RMB) RMB > Routing / Dynamic Routing 50 Ω RF 3.3.3-1 ( CPW A ) (Auto Layout) B PADS Layout Ver.1.0 63 2015/04/30 3.3.4 Copper Pour “ PCB PADS ” View > Toolbars > Drafting Toolbar > Copper Pour 3.3.4-1 Copper Pour Copper Pour 3.3.4-2 Ver.1.0 4 1/4 64 2015/04/30 Top Top KO DR ( 3.3.4-3 ) 2/4 (Board Outline) Board-Copper Copper Pour Drafting Toolbar > Copper Pour Copper Pour Properties Ver.1.0 65 2015/04/30 3.3.4-4 Copper Pour Propeties Pour Manager Ver.1.0 66 2015/04/30 3.3.4-5 3/4 3.3.4-6 4/4 Copper Pour Ver.1.0 Tools > Pour Manager 67 2015/04/30 Copper Pour Pour Outline Tools > Options > Hatch and Flood > Display Mode > Pour Outline PO 3.3.4-7 Ver.1.0 Copper Pour 68 2015/04/30 Copper Pour Outline > Properties ( 3.3.4-4) 3.3.4-8 Copper Pour Propeties Flood & Hatch Options Ver.1.0 Hatch Grid 69 2015/04/30 (default) Settings > Width 3.3.4-9 Copper Pour Line Hatch Grid Flood & Hatch Options ”Flood over vias” Ver.1.0 “Stitch Via” 70 2015/04/30 3.3.5 Stitch Via Ground Plane via Ground via Ground Ground Stitch Via Stitch Via (1) (2) Options Via Pattern (3) (4) Shape Stitch Via Top Ver.1.0 71 2015/04/30 (1) ( Stitch via) Board Outline 3.3.5-1 Ver.1.0 Top ( 72 )( Stitch via) 2015/04/30 Copper Pour ( ) Layer Net Flood & Hatch Options > Flood over vias 3.3.5-2 Flood over vias (via) Ver.1.0 73 2015/04/30 3.3.5-3 3.3.5-4 ” Flood over vias” ” Flood over vias” Flood over vias thermal thermal Ver.1.0 74 2015/04/30 (2) Options Via Pattern Tools > Options > Via Patterns > When stitching shapes > 3.3.5-5 Via Patterns (Stitch Via) Add > Nets net name GND Via Type Via Type Pad Stacks VIAGND Ver.1.0 75 2015/04/30 Pattern Fill Staggered Via To Shape Shape via Fill Selected hatch outline only via shape Via Spcing Via Type 1.5 Via Type Ignore via grid Ver.1.0 76 2015/04/30 (3) Tools > Pour Manager > Flood All 3.3.5-6 Ver.1.0 Top ( 77 Stitch via) 2015/04/30 (4) Shape Shape Stitch Via > RMB > Select Shape RMB > Select Shape Shape 3.3.5-7 Ver.1.0 > RMB > Via Stitch Top ( 78 Stitch Via) 2015/04/30 Stitch Via 3.3.5-8 CAM File > CAM > ( Ver.1.0 Top Stitch Via Preview Stitch Via CAM NCD) > Preview 79 2015/04/30 3.3.5-9 Stitch Via NCD CAM CAM PCB PADS Stitch via Select Shape > RMB > Select Stitching Vias Ver.1.0 80 Delete 2015/04/30 3.4 CAM DRC (DRC) ( CAM Gerber ) DRC CAM PCB Ver.1.0 Prevent PADS 81 2015/04/30 3.5 PCB ( Stitch Via) 3.5-1 PCB (Top 3.5-1 PCB (.Bottom PADS Logic Ver.1.0 ) ) PADS Layout 82 2015/04/30 4. CAM Computer Aided Manufacturing Connection Copper Pour CPW Coplanar Waveguide DRC Design Rule Check DFF Design for Fabrication DFM Design for Manufacture DRM Design Rule Manual Layout Layout Decal Library Logic Decal Microstrip Line Pad Part PCB Ver.1.0 Printed Circuited Board 83 2015/04/30 RMB Right Mouse Button Routing Stacking Ver.1.0 84 2015/04/30 5. 5.1 PCB http://www2.cic.org.tw/~cis/PCB/doc/DRM_PCB.pdf 5.2 PCB PADS http://www2.cic.org.tw/~cis/PCB/doc/PADS_DM.pdf 5.3. Avago MGA-72543 http://www.avagotech.com/pages/en/rf_microwave/amplifiers/low_nois e_amplifiers/mga-72543/ http://www.digikey.com/product-search/en/rf-if-and-rfid/rf-amplifiers/ http://www.mouser.tw/ 5.4 TI 7400 data sheet http://www.ti.com/lit/ds/symlink/sn74ls00.pdf 5.5 AppCAD 5.6 http://www.avagotech.com/pages/appcad PADS Layout https://www.youtube.com/watch?v=nE-XOhJGoEo 5.7 PADS Logic / PADS Layout > Mentor Graphics > PADS ( Ver.1.0 85 ) > SDD_HOME > Samples 2015/04/30 A. RF 50Ω 50 AppCAD[5.5] (1) (2) KeySight ADS LineCalc FR4 PCB Ver.1.0 ) Microstrip Line 86 ( 2.4GHz 2015/04/30 A.1 AppCAD (1) AppCAD [5.5] AppCAD > Transmission Line > Microstrip A.1-1 AppCAD FR4 50Ω Ver.1.0 Microstrip Line 2.4GHz 0.35 mm 87 2015/04/30 (2) AppCAD W L L Calculate Zo ( ) W A.1-2 AppCAD Microstrip ( Microstrip Line Ver.1.0 Coplanar Waveguide 88 ) 2015/04/30 A.2 ADS LineCalc KeySight ADS LineCalc FR4 Microstrip Line 50Ω 2.4GHz 0.35 mm ADS Schematic Window > Tools > LineCalc LineCalc A.2-1 FR4 2.4GHz Microstrip Line 50ohm MLIN Ver.1.0 89 2015/04/30 (i) Electrical Synthesize Physical (ii) Physical Analyze Electrical AppCAD 50 Ω W W Microstrip Line Ver.1.0 ( Coplanar Waveguide 90 ) 2015/04/30 LineCalc ADS Help Search keyword: LineCalc Components A.2-1 LineCalc Ver.1.0 91 2015/04/30 B. Router (Auto Layout) PADS Layout PADS Router PADS Layout Window > Tools > PADS Router Layout Router Router Interactive Manual Routing and Editing <F3> / Shift-S Interactive Auto Routing RMB > Route Full Auto Routing Tools > AutoRoute > Start or <F9> Strategy B-1 Router Routing Ver.1.0 Options 92 2015/04/30 B.1 Router Options Tools > Options > Global > General B.1-1 Router Options - General Minimum line width “Highlighted object display” ”connection ” B.2-1 “Interactive Routing” Ver.1.0 93 2015/04/30 Layout Tools > Options > Colors B.1-2 Router Options Ver.1.0 - Color 94 2015/04/30 Tools > Options > Routing > General B.1-3 Router Options - Routing > General (1) Routing (2) Dynamic Routes (3) Plower Ver.1.0 95 2015/04/30 Tools > Options > Routing > Strategy for Auto Routing B.1-4 Router Options Strategy - Routing > Strategy (Pass Type) (Intensity) Router Strategy Selected IC critical nets “Routing Order Definitions ” “Routing Order” Windows LMB, ctrl-LMB, Shift-LMB Ver.1.0 96 2015/04/30 B.1-5 Strategy Selected ( Auto Routing B.1-6 Strategy Selected Ver.1.0 ( 97 ) Auto Routing ) 2015/04/30 B.2 Interactive Manual Routing Pins Traces Unroutes RMB > Interactive Route Vias <F3> Interactive Layout B.2-1 PADS Router Ver.1.0 Interactive Layout 98 2015/04/30 Interactive Manual Editing Traces Vias Shift + S (Stretch) (Options Turn on Plower) trace trace B.2-2 Trace B.2-3 Trace Ver.1.0 ( Via ) 99 2015/04/30 Interactive Manual Editing Traces trace (Options RMB > Interactive Route ) <F3> trace trace B.2-4 Trace B.2-5 Trace Ver.1.0 100 2015/04/30 B.3 Pin-Pairs Pins Traces Unroutes Vias RMB > Route Auto Layout B.3-1 Route ( pin) B.3-2 Route ( ) Ver.1.0 101 2015/04/30 B.4 Auto Routing ) Options ( Design Rules Routing Strategy ( Routing Angel = Diagonal ) Routing Tools > Pre-Routing Analysis Auto Routing Tools > AutoRoute > Start or <F9> Auto Routing Routing File > Reports > Design ( Output Window) Unrouted Length net View > Spreadsheet > Net > Net default Scheme Unrouted Length 0 PADS Layout Ver.1.0 102 CAM 2015/04/30 Auto Routing B.4-1 Auto Routing Ver.1.0 ( ) 103 2015/04/30 C. [5.6] Youtube “PADS Layout Tutorial” Schematic Logic Decal PCB Decal Library Part Library C-1 (1) View > Toolbar > ECO Toolbar > Add Component (2) connection esc View > Toolbar > ECO Toolbar > Add Connection Ver.1.0 104 2015/04/30 C-1 Connection connection Net Name Net Name (3) (4) Ver.1.0 105 2015/04/30
Similar documents
Lecture 8: Combinational Circuits
– Many simple stages vs. fewer high fan-in stages
– Latest-arriving input
q For area and power:
– Many simple stages vs. fewer high fan-in stages
