STR-DA30ES/DA50ES/V55ES

Transcription

SERVICE MANUAL
US Model
Canadian Model
STR-DA30ES/DA50ES
AEP Model
UK Model
E Model
Australian Model
PX Model
STR-DA50ES
Photo : STR-DA50ES
Chinese Model
STR-V55ES
Manufactured under license from Dolby Laboratories Licensing
Corporation.
DOLBY, the double-D symbol a , AC-3, the Dolby Digital and
“PRO LOGIC” are trademarks of Dolby Laboratories Licensing
Corporation.
SPECIFICATIONS
AUDIO POWER SPECIFICATIONS
POWER OUTPUT AND TOTAL HARMONIC DISTORTION:
With 8 ohm loads, both channels driven, from 20 - 20,000
Hz; rated 120 watts (80 watts: DA30ES) per cannel minimum RMS
power, with no more than 0.05% total harmonic distortion from 250
milliwatts to rated output (USA model only).
Amplifier section
POWER OUTPUT
Stereo mode
(8 ohms 20 Hz – 20 kHz, THD 0.05%)
120 W + 120 W (DA50ES/V55ES)
80W + 80W (DA30ES)
(4 ohms 20 Hz – 20 kHz, THD 0.05%)
100 W + 100 W (DA50ES/V55ES)
70W + 70W (DA30ES)
Surround mode (8 ohms at 1 kHz, THD 0.05%)
Front: 120W + 120W (DA50ES/V55ES)
80W + 80W (DA30ES)
Centera): 120W (DA50ES/V55ES)
80W (DA30ES)
Reara): 120W + 120W (DA50ES/V55ES)
80W + 80W (DA30ES)
(4 ohms at 1kHz, THD 0.05%)
Front: 100W + 100W (DA50ES/V55ES)
70W + 70W (DA30ES)
Centera): 100W (DA50ES/V55ES)
70W (DA30ES)
Reara): 100W + 100W (DA50ES/V55ES)
70W + 70W (DA30ES)
a) Depending on the sound field settings and the source, there may be no
sound output.
MICROFILM
Frequency response
PHONO: RIAA
equalization curve ±0.5 dB
CD, TAPE, MD/DAT, DVD/LD, DVD TV/DBS, TV/LD,
VIDEO 1, 2, and VIDEO 3:
10 Hz - 50 kHz +0.5/-2 dB (with sound field, tone,
and bass booster bypassed)
Inputs (Analog) PHONO:
Sensitivity: 2.5 mV
Impedance: 50 kilohms
S/Nb): 75 dB (A, 2.5 mVc))
CD, DVD/LD, DVD/TAPE, MD/DAT. TV/
DBS, TV/LD, 5.1 INPUT, VIDEO 1, 2, AND VIDEO 3:
Sensitivity: 150 mV
Impedance: 50 kilohms
S/Nb): 82 dB (A, 150 mVc))
b) 78’IHF
c) Weighted network, input level
Inputs (Digital) DVD/LD, DVD (coaxial):
Sensitivity: 0.5 Vp-p
Impedance: 75 ohms
S/N: 100 dB (A, 20 kHz LPF)
CD, DVD/LD, DVD, TV/DBS,
TV/LD, MD/DAT (Optical):
S/N: 100 dB (A, 20 kHz LPF)
— Continued on next page —
FM STEREO FM-AM RECORDER
4-5. SCHEMATIC DIAGRAM — DIGITAL SECTION (1/2) —
— 17 —
• See page 21 for printed wiring board. • See page 66, 67 for IC Pin Functions. • See page 16 for Waveforms. • See page 57 for IC Block Diagrams.
— 18 —
4-6. SCHEMATIC DIAGRAM — DIGITAL SECTION (2/2) —
— 19 —
• See page 63 for IC Pin Functions. • See page 16 for Waveforms. • See page 57 for IC Block Diagrams.
— 20 —
4-9. SCHEMATIC DIAGRAM — MAIN SECTION (1/3) —
• See page 59 for IC Block Diagrams.
— 25 —
— 26 —
• See page 23 for Printed Wiring Board. • See page 59 for IC Block Diagrams.
Note:
The components identified by
mark ! or dotted line with mark
! are critical for safety.
Replace only with part number
specified.
— 27 —
— 28 —
Note:
Les composants identifiés par
une marque ! sont critiques
pour la sécurité.
Ne les remplacer que par une
pièce portant le numéro spécifié.
• See page 23 for Printed Wiring Board.
Note:
specified.
— 29 —
— 30 —
Note:
pour la sécurité.
4-12. SCHEMATIC DIAGRAM — AMP SECTION —
— 31 —
— 32 —
4-14. SCHEMATIC DIAGRAM — VIDEO SECTION —
— 35 —
— 36 —
4-16. SCHEMATIC DIAGRAM — DISPLAY SECTION —
• See page 61 for IC Pin Functions. • See page 16 for Waveforms. • See page 59 for IC Block Diagrams.
— 39 —
— 40 —
4-18. SCHEMATIC DIAGRAM — SPEAKER SECTION —
Note:
specified.
— 43 —
— 44 —
Note:
pour la sécurité.
4-21. SCHEMATIC DIAGRAM — AUDIO SECTION —
— 49 —
4-22. SCHEMATIC DIAGRAM — INPUT SECTION —
— 50 —
5-24. SCHEMATIC DIAGRAM — POWER SECTION —
Note:
specified.
— 53 —
— 54 —
Note:
pour la sécurité.
4-26. IC BLOCK DIAGRAMS
LRCK
DATA OUT
BCLK
SUB 2
SUB 1
D GND
ERROR
CLK OUT2
CLK OUT1
X OUT
X IN
D VDD
IC1101 CXD8495AQ (DIGITAL BOARD)
36
35
34
33
32
31
30
29
28
27
26
25
TIMING
GENERATOR
X' TAL
OSC
LD/DQSY 37
24 D GND
SRDT 38
D0 39
DI/SWDT 40
CE/XLAT 41
CD SUB-CODE
DETECTION
MICRO COMPUTER
INTERFACE
23 SBCK
MUTING
OUTPUT
ERROR LOCK
DETECTION
22 SFSY
21 PW
20 SBSY
CL/SCLK 42
19 D VDD
D VDD 43
PLL CIRCUIT
18 VCO
MULTI PLEXER
DIN1 44
DIN2 45
DIN3 46
DATA
DEMODULATOR
17 V IN
16 A GND
15 R
DIN4 47
14 A VDD
13 N.C.
DGND 48
9
10
11
12
D VDD
8
X MODE
RC2
5
TEST2
RC1
7
TEST1
EMPHA
6
CLK
4
CLKMD
3
D GND
2
CCB/SUB
1
DOUT/V
TEST
29
CLK IN
CLKSEL
FILTD
FILTS
VDDA
VSSA
30
31
32
33
34
35
PLL
CLOCK
MANAGER
RESET
36
RAM
INPUT BUFFER
DD
DC
37
38
COMPRESSED
DATA INPUT
INTERFACE
SP DIF
RECEIVER
ABOOT,
INTREQ
SCDIO,
SCDOUT,
PSEL,
GPIO9
CS
SDATAN1
26 25 24 23 22
21
20
19
18
DIGITAL
AUDIO
INPUT
INTERFACE
17
16
15
14
13
12
11
10
9
8
7
FRAMER SHIFTER
INPUT BUFFER CONTROLLER
ROM
PROGRAM MEMORY
RAM
PROGRAM MEMORY
ROM
DATA MEMORY
RAM
DATA MEMORY
PARALLEL
or
SERIAL
HOST
INTERFACE
24-Bit
DSP
PROCESSING
RAM
OUTPUT BUFFER
1 2
3
4
5
6
XMT958
WR,
DS,
EMWR,
GPIO10
RD,
R/W,
EMOE,
GPIO11
A1,
SCDIN
42 43 44
VDD1
VSS1
39 40 41
LRCLK
SCLK
MCLK
OUTPUT
FORMATTER
AUDATA2
AUDATA1
AUDATA0
STC
27
EXTMEM,
GPIO8
28
CMPREQ,LRCKN2
LRCKN1
SCLKN1,
STCCLK2
VSS3
VDD3
CMPCLK,
SCLKN2
CMPDAT,
RCV958,
SDATAN2
IC1106 CS4926 (DIGITAL BOARD)
— 57 —
DATA0,EMAD0,GPIO0
DATA1,EMAD1,GPIO1
DATA2,EMAD2,GPIO2
DATA3,EMAD3,GPIO3
VSS2
VDD2
DATA4,EMAD4,GPIO4
DATA5,EMAD5,GPIO5
DATA6,EMAD6,GPIO6
DATA7,EMAD7,GPIO7
A0,SCCLK
IC1109 TC74VHC393FT(EL) (DIGITAL BOARD)
14
13
12
11
10
9
8
QA
CLEAR
QB
QC
QD
IC3310 TC74HC151AF (DIGITAL BOARD)
D3 1
VCC
2
D2 D3 D4
15 D4
D1 3
D1
D5
14 D5
D0 4
D0
D6
13 D6
Y 5
Y
D7
12 D7
XY 6
W
A
11 A
OE 7
S
B
10 B
A
CLEAR
QA
QB
QC
QD
3
4
5
6
A
GND
1
16 VCC
D2 2
7
C
GND 8
9 C
IC1202 AK4324-VF-E2 (DIGITAL BOARD)
DVSS
DVDD
CKS
MCLK
PD
1
2
3
4
5
24
23
22
21
20
19
18
CLOCK
DIVIDER
BICK 6
SDATA 7
LRCK 8
SMUTE 9
DFS 10
DEM0 11
DEM1 12
8x
INTERPOLATOR
∆∑
MODULATOR
SCF
8x
INTERPOLATOR
∆∑
MODULATOR
SCF
DZFL
DZFR
AVDD
VREF
AVSS
AOUTL+
AOUTL–
17 AOUTR+
16 AOUTR–
15 DIF2
14 DIF1
13 DIF0
SERIAL INPUT
INTERFACE
DEEMPHASIS
CONTROL
AGND
VA
VD
DGND
VB
CMODE
MCLK
SMODE2
SMODE1
SCLK
LRCK
FSYNC
IC1210 AK5352-VF-E2 (DIGITAL BOARD)
5
4
12
13
24
22
17
15
23
18
19
20
Serial Output
Interface
Clock Divider
AINR+
1
AINR–
2
Digital Decimation
Filter
Modulator
Modulator
16
9
8
10
11
14
TST4
7
TST3
AINL–
TST2
6
TST1
AINL+
Voltage
Reference
HPFE
3
PD
VREF
— 58 —
21 SDATA
IC202,203
LC7821 (MAIN/AUDIO BOARD)
L1
1
30 R1
L2
2
29 R2
L3
3
28 R3
L4
4
27 R4
L COM1
5
26 R COM1
L5
6
25 R5
L6
7
24 R6
L COM2
8
23 R COM2
L7
9
22 R7
L8
10
21 R8
L COM3
11
20 R COM3
VEE
12
LEVEL SHIFT
19 VDD
DI
14
CL 15
18 RES
LATCH
CONTROL
CE 13
17 S
SHIFT RESISTER
16 VSS
BUFFER
IC901
NJM2103D (PS BOARD)
CR
1
VSC
2
8
RESET
7
VSA
6
VSB/SESIN
5
V+
– +
VREF
+ –
OUTC
3
GND
4
Q
R
IC103
LB1638M (DISPLAY BOARD)
S
+
IC501,601,701
+ –
–
uPC2581V (S.AMP/MAIN BOARD)
10 N.C.
GND 1
8 VS
REG
PRE
DRIVE
DRIVE
PRE
DRIVE
DRIVE
3
4
5
6
7
8
9
10
11
12
13 14 15
MF1
IN1
GND
IN2
NF2
COMP2
– VOUT2
+ VOUT2
VCC1
— 59 —
VCC2
VEE
2
COMP1
6 N.C.
1
– VOUT1
7 OUT2
IN2 4
GND 5
PROTECTOR
+ VOUT1
VCC 3
9 OUT1
MUTE
IN1 2
CONTROL LOGIC
BIAS CIRCUIT
TS7
OSCO
OSCI
VDDD
VSSD
TEST
TSTLD
BU1922 (AUDIO BOARD)
RDCL
IC301
16
15
14
13
12
11
10
9
TEST LOGIC AND OUTPUT
SELECTOR SWITCH
QUALITY BIT
GENERATOR
OSCILLATOR
AND
DIVIDER
DEFFERENTIAL
DECODER
BIPHASE
SYMBOL
DECODER
57kHz
BANDPASS
(8th ORDER)
ANTIALIASING
FILTER
CONTAS LOOP
VARIABLE AND
FIXED DIVIDER
CLOCKED
COMPARATOR
RECONSTRUCTION
FILTER
CLOCK REGENERATION
AND SYNC
VP1
IC351
IN
OUT
RDDA
Vref
MUX
LC7822 (MAIN BOARD)
5
6
IC811,812,813
1
30
2
29 IN
3
28
4
27 OUT
7
NJM2296D (S.VIDEO/VIDEO BOARD)
Vout2
15
16
V+
8
SCOUT
4
CIN
3
VSSA
2
VDDA
1
QUAL
REFERENCE
VOLTAGE
SW1
14
Vin1
13
12
GND
5
26
IN
6
25 IN
7
24
S1
OUT
8
23 OUT
S4
9
22
10
21
11
VEE
12
CE 13
14
CL 15
LEVEL SHIFT
LATCH
Vin2
9
S2
S3
20 OUT
18 RESET
17 S
SHIFT RESISTOR
SW2
10
S7
S5
19 VDD
CONTROL
OUT
DI
S6
IN
IN
Vout3
11
16 VSS
— 60 —
1
Vout1
2
SW5
3
Vin5
4
SW3
5
Vin4
6
SW4
7
Vin3
V8

STR-DA30ES/DA50ES/V55ES

Transcription

Similar documents

STR-DA333ES/DA555ES

SCHEMATIC DIAGRAM (FUNCTION 1/2)

STR-DA30ES/DA50ES/V55ES

STR-DE225/DE325

STR-DA333ES/DA555ES

STR-DE845/DE945