A6F Block Diagram - InformaticaNapoli

Transcription

A6F Block Diagram - InformaticaNapoli
5
4
3
2
1
A6F Block
DiagramCPU
D
FAN + SENSOR
PAGE 4
CLOCK GEN
ICS954310
PAGE 5
D
DISCHARGER
CIRCUIT
YONAH-2M
PAGE 36
PAGE 2,3
Power On Sequence
FSB
667MHz
PAGE 39
DEBUG PORT
MCH-M
Calistoga
945GM
LVDS & INV
PAGE 12
CRT & TV OUT
PAGE 41
DDR2-667 Dual Channel DDR2
PAGE 6,7,8,9,10,11
C
PAGE 14,15,16
SYSTEM PWR
C
DMI interface
PAGE 51
PCIE *1
PAGE 44
SUPER I/O
SMSC
LN47N217
ICH7-M
PCI
33MHz
B0:02G010008811
EC IT8510E
PAGE 33,34
IDE
PAGE 28,29
PAGE 37
PCMCIA
PAGE 31
CardBus
R5C841
PAGE
17,18,19,20
INSTANT KEY
B
PAGE 57
10/100/1000LAN
RTL8110SBL
Azalia
PAGE 25
BAT & CHARGER
MINI CARD
WLAN
PAGE 26
LPC
33MHz
KEYPAD
MATRIX
PAGE 37
PAGE 50
B0:02G010009121
PAGE 13
PRINT PORT
CPU VCORE
SO-DIMM X 2
USB
1394
PAGE 32
PAGE 30
B
CARD READER
PAGE 32
LED Control
PAGE 37
Mini PCI
HDD
USB 2.0
CON X4
PAGE 27
ISA
ROM
PAGE 38
PAGE 35
ODD
Azalia Codec
ALC660
PAGE 27
PAGE 24
Bluetooth
PAGE 21,22,23
PAGE 26
MDC
Connector
A
Camera
PAGE 34
A
PAGE 12
Title : BLOCK DIAGRAM
ASUSTeK COMPUTER INC
Size
Project Name
A3
Engineer: Jack WANG
Rev
A6F
1.1
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
1
of
63
5
4
3
2
1
6 H_A#[16..3]
6 H_REQ#[4..0]
6 H_A#[31..17]
T200
STPCLK#
LINT0
LINT1
SMI#
AA1
AA4
AB2
AA3
M4
N5
T2
V3
B2
C3
RSVD[1]
RSVD[2]
RSVD[3]
RSVD[4]
RSVD[5]
RSVD[6]
RSVD[7]
RSVD[8]
RSVD[9]
RSVD[10]
B25
B1
F3
F4
G3
G2
H_CPURST#
H_RS#0
H_RS#1
H_RS#2
H_TRDY#
HIT#
HITM#
G6
E4
H_HIT#
H_HITM#
+VCCP_AGTL+
H_LOCK# 6
H_CPURST# 6
H_RS#0
6
H_RS#1
6
H_RS#2
6
H_TRDY# 6
H_HIT#
H_HITM#
AD4
AD3
AD1
AC4
AC2
AC1
AC5
AA6
AB3
AB5
AB6
C20
PRDY#
PREQ#
TCK
1
TDI
1
TDO
TMS
1
TRST#
1
CPU_DBR#
PROCHOT#
THERMDA
THERMDC
D21
A24
A25
H_PROCHOT_S#
CPU_THRM_DA
CPU_THRM_DC
THERMTRIP#
C7
PM_THRMTRIP#
BCLK[0]
BCLK[1]
A22
A21
CLK_CPU_BCLK
CLK_CPU_BCLK#
RSVD[12]
RSVD[A2]
T22
A2
2
1
CONTROL
17
1
+VCCP_AGTL+
R202
54.9Ohm /
T201
6
6
6
H_DSTBN#0
H_DSTBP#0
H_DINV#0
6
6
+VCCP_AGTL+
1
R203
R204
R205
R217
R206
R207
T202
56Ohm
2 56Ohm
2 56Ohm
56Ohm
2 56Ohm
2 56Ohm
/
/
GND
+VCCP_AGTL+
T204
1
TPC28T
CPU_THRM_DA 4
CPU_THRM_DC 4
R200
1KOhm
1%
PM_THRMTRIP# 4,7,17
6
6
6
H_DSTBN#1
H_DSTBP#1
H_DINV#1
RSVD[11]
RSVD[13]
RSVD[14]
RSVD[15]
RSVD[16]
RSVD[17]
RSVD[18]
RSVD[19]
RSVD[20]
2
CLK_CPU_BCLK 5
CLK_CPU_BCLK# 5
C200
0.1UF/10V
N/A
R211
2KOhm
1%
D2
F6
D3
C1
AF1
D22
C23
C24
D[0]#
D[1]#
D[2]#
D[3]#
D[4]#
D[5]#
D[6]#
D[7]#
D[8]#
D[9]#
D[10]#
D[11]#
D[12]#
D[13]#
D[14]#
D[15]#
DSTBN[0]#
DSTBP[0]#
DINV[0]#
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_DSTBN#1
H_DSTBP#1
H_DINV#1
N22
K25
P26
R23
L25
L22
L23
M23
P25
P22
P23
T24
R24
L26
T25
N24
M24
N25
M26
D[16]#
D[17]#
D[18]#
D[19]#
D[20]#
D[21]#
D[22]#
D[23]#
D[24]#
D[25]#
D[26]#
D[27]#
D[28]#
D[29]#
D[30]#
D[31]#
DSTBN[1]#
DSTBP[1]#
DINV[1]#
GTL_REF
<500 mil (55 Ohm)
T/B trace 5.5
R212 1
1KOhm
Space 25
/R214 1
51Ohm
AD26
GTLREF
2 TEST1
C26
TEST1
2 TEST2
D25
TEST2
5
5
5
B22
B23
C21
BSEL[0]
BSEL[1]
BSEL[2]
BCLK
SOCKET479P
CPU_BSEL0
CPU_BSEL1
CPU_BSEL2
CPU_BSEL0
CPU_BSEL1
CPU_BSEL2
FSB BSEL2BSEL1BSEL0
133
533
L
L
H
166
667
L
H
H
D[32]#
D[33]#
D[34]#
D[35]#
D[36]#
D[37]#
D[38]#
D[39]#
D[40]#
D[41]#
D[42]#
D[43]#
D[44]#
D[45]#
D[46]#
D[47]#
DSTBN[2]#
DSTBP[2]#
DINV[2]#
AA23
AB24
V24
V26
W25
U23
U25
U22
AB25
W22
Y23
AA26
Y26
Y22
AC26
AA24
W24
Y25
V23
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_DSTBN#2
H_DSTBP#2
H_DINV#2
D[48]#
D[49]#
D[50]#
D[51]#
D[52]#
D[53]#
D[54]#
D[55]#
D[56]#
D[57]#
D[58]#
D[59]#
D[60]#
D[61]#
D[62]#
D[63]#
DSTBN[3]#
DSTBP[3]#
DINV[3]#
AC22
AC23
AB22
AA21
AB21
AC25
AD20
AE22
AF23
AD24
AE21
AD21
AE25
AF25
AF22
AF26
AD23
AE24
AC20
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
H_DSTBN#3
H_DSTBP#3
H_DINV#3
COMP[0]
COMP[1]
COMP[2]
COMP[3]
R26
U26
U1
V1
H_COMP0
H_COMP1
H_COMP2
H_COMP3
DPRSTP#
DPSLP#
DPWR#
PWRGOOD
SLP#
PSI#
E5
B5
D24
D6
D7
AE6
H_DPRSTP#
H_DPSLP#
H_DPWR#
H_PWRGD
MISC
GND
GND
GND
E22
F24
E26
H22
F23
G25
E25
E23
K24
G24
J24
J23
H26
F26
K22
H25
H23
G22
J26
DATA GRP 2
RESET#
RS[0]#
RS[1]#
RS[2]#
TRDY#
H_INIT#
R201
56Ohm
D
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_DSTBN#0
H_DSTBP#0
H_DINV#0
DATA GRP 3
D5
C6
B4
A3
H_LOCK#
6
2
H_STPCLK#
H_INTR
H_NMI
H_SMI#
LOCK#
H4
H_BR0#
1
A20M#
FERR#
IGNNE#
H_IERR#
H_INIT#
BPM[0]#
BPM[1]#
BPM[2]#
BPM[3]#
PRDY#
PREQ#
TCK
TDI
TDO
TMS
TRST#
DBR#
XDP/ITP SIGNALS
A6
A5
C4
H_BR0#
D20
B3
BR0#
H_DEFER# 6
H_DRDY# 6
H_DBSY# 6
1
H_STPCLK#
H_INTR
H_NMI
H_SMI#
H_A20M#
H_FERR#
H_IGNNE#
F1
IERR#
INIT#
U200B
1
17
17
17
17
A[17]#
A[18]#
A[19]#
A[20]#
A[21]#
A[22]#
A[23]#
A[24]#
A[25]#
A[26]#
A[27]#
A[28]#
A[29]#
A[30]#
A[31]#
ADSTB[1]#
H_DEFER#
H_DRDY#
H_DBSY#
6
6
6
2
H_A20M#
H_FERR#
H_IGNNE#
Y2
U5
R3
W6
U4
Y5
U2
R4
T5
T3
W3
W5
Y4
W2
Y1
V4
H5
F21
E1
THERM
17
17
17
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_ADSTB#1
H_D#[0..63] 6
H_ADS#
H_BNR#
H_BPRI#
HCLK
H_ADSTB#1
REQ[0]#
REQ[1]#
REQ[2]#
REQ[3]#
REQ[4]#
DEFER#
DRDY#
DBSY#
H_ADS#
H_BNR#
H_BPRI#
DATA GRP 1
6
K3
H2
K2
J3
L5
ADDR GROUP 1
C
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4
ADS#
BNR#
BPRI#
H1
E2
G5
DATA GRP 0
H_ADSTB#0
A[3]#
A[4]#
A[5]#
A[6]#
A[7]#
A[8]#
A[9]#
A[10]#
A[11]#
A[12]#
A[13]#
A[14]#
A[15]#
A[16]#
ADSTB[0]#
ADDR GROUP 0
6
J4
L4
M3
K5
M1
N2
J1
N3
P5
P2
L1
P4
P1
R1
L2
RESERVED
D
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_ADSTB#0
1
U200A
SOCKET479P
12G04600479A
H_DSTBN#2 6
H_DSTBP#2 6
H_DINV#2 6
Layout Note:
Comp0,2 connect with Z0=27.4 ohm,
make trace length shorter than 0.5".
Comp1,3 connect with Z0=54.9 ohm,
make trace length shorter than 0.5".
Comp[3:0] at least 25 mils away from
any other toggling signal.
27.4 ohm connects with an ~18mil
wide trace to comp0.
54.9 ohm connect with 5mil-wide
to comp1
C
H_DSTBN#3 6
H_DSTBP#3 6
H_DINV#3 6
R208
R209
R210
R213
1
1
1
1
1
2
2
2
2
27.4Ohm
54.9Ohm
27.4Ohm
54.9Ohm
1%
1%
1%
1%
GND
H_DPRSTP# 17,50
H_DPSLP# 17
H_DPWR# 6
H_PWRGD 17
T205
H_CPUSLP#
PM_PSI#
H_CPUSLP# 6,17
PM_PSI# 50
12G04600479A
B
B
68 ± 5% pull-up to Vcc1_05
If PROCHOT# is not used, then it must be terminated with a
56 pull-up resistor to VCCP.
If PROCHOT# is routed between CPU, IMVP and MCH,
pull-up resistor has to be 75 Ohm ± 5%
12G04600479A
+VCCP_AGTL+
+VCCP
+VCCP_AGTL+
+VCCP_AGTL+
JP200
1
R215
2
SHORT_PIN
H_PROCHOT_S#
28 H_PROCHOT_S#
56Ohm
/
2.5A
+VCCP
+VCCP_AGTL+
R216
H_PWRGD
56Ohm
/
+VCCP
6,9,20,52
+VCCP_AGTL+ 3,5,6,9
A
A
Title : YONAH CPU (1)
ASUSTeK COMPUTER INC
Size
Custom
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
2
of
63
4
U200D
1
3
5
7
1
3
5
0Ohm
0Ohm
0Ohm
0Ohm
0Ohm
0Ohm
0Ohm
AF7
VCCSENSE
1
AE7
VSSSENSE
2
4
6
8
2
4
6
RN301A
RN301B
RN301C
RN301D
RN302A
RN302B
RN302C
VR_VID0
VR_VID1
VR_VID2
VR_VID3
VR_VID4
VR_VID5
VR_VID6
50
50
50
50
50
50
50
R301
2
100Ohm
+VCORE
VCCSENSE 50
VSSSENSE 50
SOCKET479P
R300
100Ohm
12G04600479A
C306
1
C305
1
C304
1
1
1
1
1
1
C303
C307
2
2
2
2
2
2
2
2
C308
22UF/6.3V
c0805
GND
GND
GND
GND
GND
GND
GND
GND
1
C322
1
C321
1
1
C320
C323
1
2
1
1
+
CE301
470UF/2.5V
c7343d_h75
2
C314
C315
C316
C317
C318
C319
c0402
c0402
c0402
c0402
c0402
c0402
0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V
Place these caps on South of Primary side
C324
22UF/6.3V
c0805
2
2
GND
2
22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
2
GND
1
2
GND
2
2
GND
1
2
GND
C
+1.05V Decoupling Capacitor
Place near CPU
2
2
GND
+VCCP_AGTL+
1
2
C313
22UF/6.3V
c0805
2
C312
22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
1
1
C311
1
C310
1
C309
1
1
Place these caps on North of Primary side
GND
GND
GND
GND
GND
C328
C329
C330
C331
1
C327
1
C326
1
Place these caps on South of Secondary side
C332
2
2
C333
22UF/6.3V
c0805
2
22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
2
GND
H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5
H_VID6
checklist suggests
10uF POSCAP
C302
1
0.01UF/16V
2
10UF/10V
C300
C301
22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V 22UF/6.3V
2
C325
Place these caps on North of Secondary side
1
1
1
Close to Pin B26
50
9,10,20,26,36,42,52
D
2
120mA / 20mil
B26
AD6
AF5
AE5
AF4
AE3
AF2
AE2
8 RN302D
+VCORE
+1.5VS
+VCORE
2
+VCCA
0Ohm
+VCCP_AGTL+ 2,5,6,9
+VCORE
+1.5VS
1
7
2
V6
G21
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21
+VCCP_AGTL+
+VCCP_AGTL+
2
B
AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20
1
C
VCC[1]
VCC[68]
VCC[2]
VCC[69]
VCC[3]
VCC[70]
VCC[4]
VCC[71]
VCC[5]
VCC[72]
VCC[6]
VCC[73]
VCC[7]
VCC[74]
VCC[8]
VCC[75]
VCC[9]
VCC[76]
VCC[10]
VCC[77]
VCC[11]
VCC[78]
VCC[12]
VCC[79]
VCC[13]
VCC[80]
VCC[14]
VCC[81]
VCC[15]
VCC[82]
VCC[16]
VCC[83]
VCC[17]
VCC[84]
VCC[18]
VCC[85]
VCC[19]
VCC[86]
VCC[20]
VCC[87]
VCC[21]
VCC[88]
VCC[22]
VCC[89]
VCC[23]
VCC[90]
VCC[24]
VCC[91]
VCC[25]
VCC[92]
VCC[26]
VCC[93]
VCC[27]
VCC[94]
VCC[28]
VCC[95]
VCC[29]
VCC[96]
VCC[30]
VCC[97]
VCC[31]
VCC[98]
VCC[32]
VCC[99]
VCC[33]
VCC[100]
VCC[34]
VCC[35]
VCCP[1]
VCC[36]
VCCP[2]
VCC[37]
VCCP[3]
VCC[38]
VCCP[4]
VCC[39]
VCCP[5]
VCC[40]
VCCP[6]
VCC[41]
VCCP[7]
VCC[42]
VCCP[8]
VCC[43]
VCCP[9]
VCC[44]
VCCP[10]
VCC[45]
VCCP[11]
VCC[46]
VCCP[12]
VCC[47]
VCCP[13]
VCC[48]
VCCP[14]
VCC[49]
VCCP[15]
VCC[50]
VCCP[16]
VCC[51]
VCC[52]
VCCA
VCC[53]
VCC[54]
VCC[55]
VID[0]
VCC[56]
VID[1]
VCC[57]
VID[2]
VCC[58]
VID[3]
VCC[59]
VID[4]
VCC[60]
VID[5]
VCC[61]
VID[6]
VCC[62]
VCC[63]
VCC[64] VCCSENSE
VCC[65]
VCC[66]
VCC[67] VSSSENSE
P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
AF3
AF6
AF8
AF11
AF13
AF16
AF19
AF21
AF24
1
U200C
A7
A9
A10
A12
A13
A15
A17
A18
A20
B7
B9
B10
B12
B14
B15
B17
B18
B20
C9
C10
C12
C13
C15
C17
C18
D9
D10
D12
D14
D15
D17
D18
E7
E9
E10
E12
E13
E15
E17
E18
E20
F7
F9
F10
F12
F14
F15
F17
F18
F20
AA7
AA9
AA10
AA12
AA13
AA15
AA17
AA18
AA20
AB9
AC10
AB10
AB12
AB14
AB15
AB17
AB18
VSS[82]
VSS[83]
VSS[84]
VSS[85]
VSS[86]
VSS[87]
VSS[88]
VSS[89]
VSS[90]
VSS[91]
VSS[92]
VSS[93]
VSS[94]
VSS[95]
VSS[96]
VSS[97]
VSS[98]
VSS[99]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
VSS[159]
VSS[160]
VSS[161]
VSS[162]
2
+VCORE
VSS[1]
VSS[2]
VSS[3]
VSS[4]
VSS[5]
VSS[6]
VSS[7]
VSS[8]
VSS[9]
VSS[10]
VSS[11]
VSS[12]
VSS[13]
VSS[14]
VSS[15]
VSS[16]
VSS[17]
VSS[18]
VSS[19]
VSS[20]
VSS[21]
VSS[22]
VSS[23]
VSS[24]
VSS[25]
VSS[26]
VSS[27]
VSS[28]
VSS[29]
VSS[30]
VSS[31]
VSS[32]
VSS[33]
VSS[34]
VSS[35]
VSS[36]
VSS[37]
VSS[38]
VSS[39]
VSS[40]
VSS[41]
VSS[42]
VSS[43]
VSS[44]
VSS[45]
VSS[46]
VSS[47]
VSS[48]
VSS[49]
VSS[50]
VSS[51]
VSS[52]
VSS[53]
VSS[54]
VSS[55]
VSS[56]
VSS[57]
VSS[58]
VSS[59]
VSS[60]
VSS[61]
VSS[62]
VSS[63]
VSS[64]
VSS[65]
VSS[66]
VSS[67]
VSS[68]
VSS[69]
VSS[70]
VSS[71]
VSS[72]
VSS[73]
VSS[74]
VSS[75]
VSS[76]
VSS[77]
VSS[78]
VSS[79]
VSS[80]
VSS[81]
1
A4
A8
A11
A14
A16
A19
A23
A26
B6
B8
B11
B13
B16
B19
B21
B24
C5
C8
C11
C14
C16
C19
C2
C22
C25
D1
D4
D8
D11
D13
D16
D19
D23
D26
E3
E6
E8
E11
E14
E16
E19
E21
E24
F5
F8
F11
F13
F16
F19
F2
F22
F25
G4
G1
G23
G26
H3
H6
H21
H24
J2
J5
J22
J25
K1
K4
K23
K26
L3
L6
L21
L24
M2
M5
M22
M25
N1
N4
N23
N26
P3
1
2
+VCORE
2
2
YUNAH FSB667
Min
Typ
Max
VCCP 0.997V 1.05V 1.102V
Min
Typ
Max
ICCP
2.5A
YUNAH FSB667
LFM TYP HFM
VCC 1.14V 1.2V 1.356V
C4
C3
C0
ICC 0.9A 7.59A 27A
D
3
1
5
GND
GND
GND
GND
GND
GND
GND
GND
B
SOCKET479P
12G04600479A
GND
2
GND
GND
Layout Note:
VCCSENSE/VSSSENSE lines between the
CPU and the VR should have a trace width of
18 mils on 7 mils spacing, with trace
impedance of Zo=27.4 Ohm.
The VCCSENSE/VSSSENSE should be
length matched to within 25 mils.
These resistors should be placed within 2
inch of the CPU.
A
A
Title : Yonah CPU (2)
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
3
of
63
5
4
3
2
1
+12V
+5VS
+3VS
+3VA
Fan Speed Control
+12V
+5VS
+3VS
+3VA
32,36,61
13,19,20,21,22,27,28,36,37,38,44,50,61
5,7,9,11,12,13,14,15,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61
12,20,28,37,39,54,59,63
D
D
LM358MX
R407
15KOhm
1%
GND
+3VS
CON9
2
1
1 1
1
2
3
FANSP1
1
C403
c0402
100PF/50V
1
4
FAN_PWR_G
HOLD1
R403
10KOhm
r0402
HOLD2
WTOB_CON_3P
5
2
2
FAN0_TACH 28
2
GND
GND
GND
GND
GND
RN400C
5
10KOhm 6
FAN_PWR_G2
FANSP1
GND
1
2
12G170000039
Q404A
UM6K1N
2
R408
FANSP
E
PMBS3904 2
22kOhm
r0402
1219
Q403 3
C
1 B
C
1
GND
GND
1
R405
10KOhm
r0402
/
BO 7
GND 4
+3VS
C
+V5S_FAN
6
2 S
2
G
GND
330Ohm
2
11
DLY_OP_SD
1
1
R406
10KOhm
r0402
/
GND
1
5 B+ +
6 B- -
3
D
2
22
3
CPU FAN
D400
1N4148W
R402
FAN_OP
1
FAN_A2
GND
Q402/
2N7002
C402
22UF/6.3V
c0805
2
U401
3 A+ + VCC 8
1
2 A- - AO
FAN_A1
R404 1%
2
14.7KOhm
2 1000PF/50V
c0402
+12V
2
1
FAN0_DA
3 D
G
1
R401
10KOhm
r0402
2
28
C401 1
C400
0.1UF/10V
c0402
2
1
SW: FAN_DA1 must
be low during S3
3
2
2
S
Using a OP AMP and fine-tuning
the level, we can improve the fan
speed accuracy.
+V5S_FAN
+V5S_FAN
Q401
SI2301BDS_T1_E3
Q404B
UM6K1N
3
KBC will issue a
analog ( a voltage
level ) signal.
+5VS
GND
AND_OVER_TEMP#
5
4
+3VS
GND
When fan speed is very slow, after RC
integrator the level of FANSP1 will be
very low that may make south bridge do the
wrong detection.
GND
+3VS
VCC
5
RN400D
2 B
+3VA
10KOhm
3 GND
4
Y
NC7SZ08P5X
06G004600811
AND_OVER_TEMP#
11/29
+3VS
GND
2
R411
1MOhm
0Ohm
r0402
/
2
B
2
1
R410
1
R412
2 TRIP_R
1
3
VSUS_ON_G
D
VSUS_ON 28,51
B
Q405
2N7002
11
G
2 S
C404
0.22UF/6.3V
2
2,7,17 PM_THRMTRIP#
Q406 3
C
1 B
R409
10KOhm
r0402
/
VSUS_ON
3
THERM#
28 OVER_TEMP#
1
U402
1 A
2
10KOhm 4
1
RN400B 3
7
10KOhm 2
8
RN400A 1
330Ohm
E
PMBS3904 2
GND
GND
GND
Route H_THERMDA and H_THERMDC
on the same layer
+3VS
+3VS_THM
R400
+3VS_THM
U400
D
2N7002
28
28
SMB1_CLK
SMB1_DAT
SMBALERT#
SMB1_CLK
SMB1_DAT
S 2
2
3
3
+3VS
1
2
R414
4.7KOhm
r0402
8
7
6
5
SCLK
SDA
ALERT#
GND
4"-8"
VCC
DXP
DXN
OVERT#
MAX6657MSA
1
2
3
4
CPU_THRM_DA
CPU_THRM_DC
1
G
11
Q400
CPU_THRM_DA 2
C406
2200PF/50V
A
2
R413
10KOhm
r0402
28 THRM_CPU#
C405
0.1UF/10V
c0402
2
2
+5VS
Standby Mode: 3uA(Max. 10uA)
Full Active: 0.5 mA(Max. 1mA)
+3VS_THM
2
0Ohm
r0402
1
1
+3VA_EC
1
A
------------------OTHER SIGNALS
12 mils
===============GND
10 mils
=========H_THERMDA(10 mils)
10 mils
=========H_THERMDC(10 mils)
10 mils
=========GND
12 mils
---------------------OTHER SIGNALS
THERM#
CPU_THRM_DC 2
4"-8"
Title : THER-SENSOR,FAN
ASUSTeK COMPUTER INC
Avoid BPSB,Power
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
4
of
63
5
4
3
2
1
+VCCP_AGTL+
Request
Control net
PCIE_REQ1#
R501 /
2 1KOhm 1
Net name
PCIE0(#),PCIE6(#)
CPU_BSEL0
R502 0Ohm
1
2
MCH_BSEL0 7
R503 /
2 1KOhm 1
None
PCIE_REQ2#
PCIE1(#),PCIE8(#)
None
R504 /
2 1KOhm 1
PCIE_REQ3#
PCIE2(#),PCIE4(#)
CLK_PCIE_MINICARD(#)
R505 /
2 1KOhm 1
Bclk
CPU_BSEL1
R500 0Ohm
1
2
CPU_BSEL2
R506 0Ohm
1
2
PCIE3(#),PCIE5(#),
PCIE7(#)
+VCCP_AGTL+
FSLC
FSLB
FSLA
BSEL2
BSEL1
BSEL0
133 533
166 667
MCH_BSEL1 7
L
L
H
L
H
H
+VCCP_AGTL+ 2,3,6,9
+3VS
+3VS
4,7,9,11,12,13,14,15,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61
MCH_BSEL2 7
D
PCIE_REQ4#
FSB
D
CLK_MCH_3GPLL(#)
GND
+3VS
+3VS_CLK
L500
1
1
1
1
C505
C500
Layout Note:
Place termination close to source IC
C506
2
2
2
0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V
1
2
C504
2
2
C503
10UF/10V
L501
120Ohm/100Mhz
2
2
2
120Ohm/100Mhz
C502
0.1UF/10V
1
1
1
1
C501
0.1UF/10V
+3VS_CLK
GND
CLK_CPU_BCLK
R507 1
CLK_CPU_BCLK#
R508 1
CLK_MCH_BCLK
R509 1
CLK_MCH_BCLK#
R510 1
CLK_PCIE_ICH
R511 1
CLK_PCIE_ICH#
R514 1
CLK_MCH_3GPLL
R515 1
CLK_MCH_3GPLL#
R517 1
CLK_LCD_SSCG
R518 1
CLK_LCD_SSCG#
R520 1
GND
2 49.9Ohm
r0402
2 49.9Ohm
r0402
1 R519
2 ICS_34
0Ohm r0402 /
2
2
STP_CPU#
CLK_UMA_96M
49
48
CLK_MCH
CLK_MCH#
R522 1
R523 1
2 33Ohm
2 33Ohm
R521 1
CPUCLKT1
CPUCLKC1
CLK_MCH_BCLK 6
CLK_MCH_BCLK# 6
CLK_UMA_96M#
R524 1
CPUCLKT0
CPUCLKC0
52
51
CLK_CPU
CLK_CPU#
R525 1
R526 1
2 33Ohm
2 33Ohm
CLK_CPU_BCLK 2
CLK_CPU_BCLK# 2
CLK_PCIE_MINICARD
R527 1
CPUCLKT2_ITP/PCIEXT8
CPUCLKC2_ITP/PCIEXC8
44
43
CLK_PCIE_MINICARD#
R528 1
PEREQ1#/PCIEXT7
PEREQ2#/PCIEXC7
41
40
FSLB/TEST_MODE
PCIEXT6
PCIEXC6
39
38
SELPCIEX0_LCD#PCICLK5
PCIEXT5
PCIEXC5
36
35
PCIEXT4
PCIEXC4
30
31
PCIE4
R538 1
PCIE#4 R539 1
2 33Ohm
2 33Ohm
CLK_MCH_3GPLL 7
CLK_MCH_3GPLL# 7
PCIEXT3
PCIEXC3
24
25
PCIE3
R541 1
PCIE#3 R543 1
2 33Ohm
2 33Ohm
CLK_PCIE_MINICARD 26
CLK_PCIE_MINICARD# 26
PCIEXT2
PCIEXC2
22
23
PCIE2
R545
PCIE#2 R547
PCIEXT1
PCIEXC1
19
20
SATACLKT
SATACLKC
26
27
DOTT_96MHz
DOTC_96MHz
14
15
GNDA
ICS_X1
58
X1
ICS_X2
57
X2
R529 1
2 33Ohm
LCD_SSCG
17
27FIX/LCD_SSCGT/PCIEX0T
7 CLK_LCD_SSCG#
R530 1
2 33Ohm
LCD_SSCG#
18
27SS/LCD_SSCGC/PCIEX0C
R533 1
R534 1
2 33Ohm FSA
2 2.2KOhm
12
FSLA/USB_48MHz
R535 1
R536 1
R546 1
2 33Ohm
2 10KOhm
2 33Ohm PCICLK4
5
4
PCICLK4
25 CLK_SIOPCI
R540 1
2 33Ohm
PCICLK3
3
PCICLK3
2 33Ohm
2 10KOhm
PCICLK2
GND
28 CLK_ECPCI
+3VS_CLK
R542 1
R544 1
64
PCICLK_F1
CLK_MINIPCI
+3VS_CLK
18 CLK_ICHPCI
+3VS_CLK
R548 1
R549 1
R550 1
2 10KOhm
2 33Ohm PCICLK_F0
2 10KOhm
PCICLK2/REQ_SEL
9
SELLCD_27#/PCICLK_F1
8
ITP_EN/PCICLK_F0
14,15,19,26 SMB_CLK_S
54
14,15,19,26 SMB_DAT_S
55
SDATA
47
IREF
ICS_IREF
2
R562
10Ohm
SCLK
1
2
6
13
29
37
53
59
1
10PF/50V
1
/
10PF/50V
10PF/50V
1
/
1
/
10PF/50V
1
/
10PF/50V
1
/
1
/
10PF/50V
4.7OHM
/
10PF/50V
CLK_DEBUG 41
GND
2/23/06
SELPCIE0_LCD#:
0-->pin17,pin18=LCDCLK(96MHz) or
27M/27M_SS
GND1
GND2
GND3
GND4
GND5
GND6
GND7
internal
pull high
PEREQ3#
32
PEREQ4#
33
Vtt_PwrGd#/PD
GND
REF1/FSLC/TEST_SEL
REF0
GND
STP_CPU# 19,50
2 49.9Ohm
r0402
2 49.9Ohm
r0402
C
2 49.9Ohm
r0402
2 49.9Ohm
r0402
2 49.9Ohm
r0402
2 49.9Ohm
r0402
2 49.9Ohm
r0402
2 49.9Ohm
r0402
2 10KOhm
2 10KOhm
GND
GND
56Ohm
56Ohm
PREQ#2
0=PCIEX 8/1 Not Controlled
B
1=PCIEX 8/1 Controlled
CLK_PCIE_ICH 18
CLK_PCIE_ICH# 18
PREQ#3
0=PCIEX 4/2 Not Controlled
2/23/06
1=PCIEX 4/2 Controlled
DOT96 R551 1
DOT96# R552 1
2 33Ohm
2 33Ohm
1 10KOhm
/
CLK_UMA_96M 7
CLK_UMA_96M# 7
+3VS_CLK
REF1
REF0
PREQ#4
+3VS
MCH_CLK_REQ# 7
PEREQ4# 2 R556
1 0Ohm
CLKREQ# 26
R557 2
1 10KOhm
/
R558 1
2 2.2KOhm
CPU_BSEL2 2
R559 1
R560 1
2 33Ohm
2 33Ohm
CLK_14_SIO 25
CLK_ICH14 19
10
61
60
0=PCIEX 6/0 Not Controlled
1=PCIEX 6/0 Controlled
GND
Realtek:Mount R519,Remove R550 R534
0.1UF/10V
STP_PCI# 19
R554 2
R561
2 49.9Ohm
r0402
2 49.9Ohm
r0402
PREQ#1
R553
475Ohm
2
2
2
2
2
2
2
C523
C522
C521
C517
C519
C520
CLK_MINIPCI_D 38
C518
1
C512
1
2
PCIE7
R531 1
PCIE#7 R532 1
2 49.9Ohm
r0402
2 49.9Ohm
r0402
1
STP_PCI#
62
7 CLK_LCD_SSCG
33 CLK_LAN_PCI
2
63
CPU_STOP#
VDDA
16
2
PCI/PCIEX_STOP#
46
PCICLK5
1
+3VS_VDDREF
30 CLK_CBPCI
2
7
56
45
GND
19 CLK_USB48
2 CPU_BSEL0
2 CPU_BSEL1
CLK_MINIPCI
VDDREF
VDD
GND
B
+3VS_VDD48
VDDCPU
GND
27PF/50V
GND
11
50
+3VS_VDDA
27PF/50V
R513
1Ohm
VDD48
VDDPCIEX1
VDDPCIEX2
VDDPCIEX3
34
C516
10UF/6.3V
0=PCIEX 7/5/3 Not Controlled
1
2.2Ohm
C514
0.1UF/10V
C511
GND
VDDPCI2
21
28
42
C510
0.1UF/10V
+3VS
2
C515
1
2
2
C513
10UF/10V
1
1
X500
14.318Mhz
1
2
1
1
C
VDDPCI1
U500
+3VS_CLK
R516
2
1
R512
2.2Ohm
2
1
2
2
2
2
C507
C508
C509
0.1UF/10V 0.1UF/10V 10UF/10V
Pin34 is PWRSAVE#
1
1
1
1
+3VS_VDDPCI
R555
10KOhm
/
1=PCIEX 7/5/3 Controlled
CLK_EN# 50
A
A
SELLCD_27#/PCICLK_F1:
1-->pin17,pin18=LCDCLK(96MHz)
Internal Pull-Up Resistor
PCICLK2/REQ_SEL:
1-->pin40,pin41=PREQ1#,PREQ2#
Title : CLOCK GEN
Internal Pull-Down Resistor
ASUSTeK COMPUTER INC
Size
ITP_EN/PCICLK_F0:
1-->CPU_ITP pair
Custom
Engineer: Jack Wang
Project Name
Rev
A6F
1.1
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
5
of
63
5
2
4
3
H_D#[0..63]
2
1
H_A#[31..3] 2
+VCCP
5 CLK_MCH_BCLK
5 CLK_MCH_BCLK#
H_HIT#
H_HITM#
H_LOCK#
Y1
U1
W1
H_YRCOMP
H_YSCOMP
H_YSWING
H_CLKIN
H_CLKIN#
A
C
+VCCP
H_BNR# 2
H_BPRI# 2
H_BR0#
2
H_CPURST# 2
H_DBSY# 2
H_DEFER# 2
H_DPWR# 2
H_DRDY# 2
R606
200Ohm
1%
C601
0.1UF/10V
R607
221Ohm
1%
GND
GND
H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3
2
2
2
2
H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4
D8
G8
B8
F8
A8
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4
H_RS#_0
H_RS#_1
H_RS#_2
B4
E6
D6
H_RS#0
H_RS#1
H_RS#2
H_SLPCPU#
H_TRDY#
E3
E7
N_CPUSLP#
H_TRDY#
0.1UF/10V
10/20mils
1
2
2
2
2
R608
100Ohm
1%
GND
GND
B
Signal voltage level =
0.3125*VCCP
Trace should be 10 mil wide
with 20 mil spacing
+VCCP
2
H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3
Layout Note:
0.1uF should be placed 100mils or
less from GMCH pin.
C602
2
2
2
2
2
2
1
H_XSWING
H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3
R609
221Ohm
1%
H_YSWING
1
H_HIT#
2
H_HITM# 2
H_LOCK# 2
2
1
H_YRCOMP
H_YSCOMP
H_YSWING
GND
R610
100Ohm
1%
H_RS#[0..2]
2
C600
0.1UF/10V
2
H_XRCOMP
H_XSCOMP
H_XSWING
GND
2
E1
E2
E4
2
D3
D4
B3
H_HIT#
H_HITM#
H_LOCK#
1
H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3
2
K3
T6
AA5
AC5
<500 mil (55 Ohm)
T/B trace 5.5 ,
Space 25
R605
100Ohm
1%
H_ADS# 2
H_ADSTB#0 2
H_ADSTB#1 2
R604
24.9Ohm
1%
10/20mils
1
H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3
2
H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3
1
K4
T7
Y5
AC4
R603
24.9Ohm
1%
+VCCP_AGTL+
H_YSCOMP
H_YRCOMP
2
H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3
H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3
H_XRCOMP
1
H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3
H_XSCOMP
2
J7
W8
U3
AB10
R602
54.9Ohm
1%
5.5/20 mils
1
H_ADS#
H_ADSTB#0
H_ADSTB#1
H_VREF
H_BNR#
H_BPRI#
H_BR0#
H_CPURST#
H_DBSY#
H_DEFER#
H_DPWR#
H_DRDY#
+VCCP
R601
54.9Ohm
1%
1
E8
B9
C13
J13
C6
F6
C7
B7
A7
C3
J9
H8
K13
GND
GND
R600
0Ohm
2
1
A
H_CPUSLP# 2,17
H_TRDY# 2
CALISTOGA_Q137
Title : Calistoga MCH (1)
ASUSTeK COMPUTER INC
Size
B
4
3
2
Engineer: Jack Wang
Project Name
Rev
A6F
Date: Monday, March 06, 2006
5
2,9,20,52
+VCCP_AGTL+ 2,3,5,9
D
+VCCP
2
H_ADS#
H_ADSTB#_0
H_ADSTB#_1
H_AVREF
H_BNR#
H_BPRI#
H_BREQ#0
H_CPURST#
H_DBSY#
H_DEFER#
H_DPWR#
H_DRDY#
H_DVREF
+VCCP
+VCCP_AGTL+
2
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_REQ#[4..0]
H_XRCOMP
H_XSCOMP
H_XSWING
CLK_MCH_BCLK
AG2
CLK_MCH_BCLK# AG1
H9
C9
E11
G11
F11
G12
F9
H11
J12
G14
D9
J14
H13
J15
F14
D12
A11
C11
A12
A13
E13
G13
F12
B12
B14
C12
A14
C14
D14
1
B
H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8
H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
1
C
H_D#_0
H_D#_1
H_D#_2
H_D#_3
H_D#_4
H_D#_5
H_D#_6
H_D#_7
H_D#_8
H_D#_9
H_D#_10
H_D#_11
H_D#_12
H_D#_13
H_D#_14
H_D#_15
H_D#_16
H_D#_17
H_D#_18
H_D#_19
H_D#_20
H_D#_21
H_D#_22
H_D#_23
H_D#_24
H_D#_25
H_D#_26
H_D#_27
H_D#_28
H_D#_29
H_D#_30
H_D#_31
H_D#_32
H_D#_33
H_D#_34
H_D#_35
H_D#_36
H_D#_37
H_D#_38
H_D#_39
H_D#_40
H_D#_41
H_D#_42
H_D#_43
H_D#_44
H_D#_45
H_D#_46
H_D#_47
H_D#_48
H_D#_49
H_D#_50
H_D#_51
H_D#_52
H_D#_53
H_D#_54
H_D#_55
H_D#_56
H_D#_57
H_D#_58
H_D#_59
H_D#_60
H_D#_61
H_D#_62
H_D#_63
2
D
F1
J1
H1
J6
H3
K2
G1
G2
K9
K1
K7
J8
H4
J3
K11
G4
T10
W11
T3
U7
U9
U11
T11
W9
T1
T8
T4
W7
U5
T9
W6
T5
AB7
AA9
W4
W3
Y3
Y7
W5
Y10
AB8
W2
AA4
AA7
AA2
AA6
AA10
Y8
AA1
AB4
AC9
AB11
AC11
AB3
AC2
AD1
AD9
AC1
AD7
AC6
AB5
AD10
AD4
AC8
1
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
HOST
U600A
1.0
Sheet
1
6
of
63
5
4
3
2
+3VS
M_VREF_MCH
+1.5VS
+1.5VS_PCIE
10KOhm 2
10KOhm 2
10KOhm 2
10KOhm 2
T702
1
LVDS_LCLKN
LVDS_LCLKP
LVDS_UCLKN
LVDS_UCLKP
A33
A32
E27
E26
LA_CLK#
LA_CLK
LB_CLK#
LB_CLK
LVDS_L0N
LVDS_L1N
LVDS_L2N
C37
B35
A37
LA_DATA#_0
LA_DATA#_1
LA_DATA#_2
LVDS_L0P
LVDS_L1P
LVDS_L2P
B37
B34
A36
LVDS_U0N
LVDS_U1N
LVDS_U2N
G30
D30
F29
2
R700
1.5KOhm
1%
GND
GND
2
L_BKLTEN
1
R708
100KOhm
LA_DATA_0
LA_DATA_1
LA_DATA_2
GND
C
GND
TV_DACA_OUT_L A16
TV_DACB_OUT_L C18
TV_DACC_OUT_L A19
TV_IREF
TV_DACA_OUT
TV_DACB_OUT
TV_DACC_OUT
J20
B16
B18
B19
R716
4.99KOhm
1%
TV_IREF
TV_IRTNA
TV_IRTNB
TV_IRTNC
GND
R719
R720
2 150Ohm 1 BLUE_L
1%
2 150Ohm 1 GREEN_L
1%
150Ohm
2
1 RED_L
1%
E23
D23
C22
B22
A21
B21
B
CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_IREF
CRT_VSYNC
CRT_IREF
1
R722
39Ohm
EXP_A_TXN_0
EXP_A_TXN_1
EXP_A_TXN_2
EXP_A_TXN_3
EXP_A_TXN_4
EXP_A_TXN_5
EXP_A_TXN_6
EXP_A_TXN_7
EXP_A_TXN_8
EXP_A_TXN_9
EXP_A_TXN_10
EXP_A_TXN_11
EXP_A_TXN_12
EXP_A_TXN_13
EXP_A_TXN_14
EXP_A_TXN_15
F36
G40
H36
J40
L36
M40
N36
P40
R36
T40
V36
W40
Y36
AA40
AB36
AC40
EXP_A_TXP_0
EXP_A_TXP_1
EXP_A_TXP_2
EXP_A_TXP_3
EXP_A_TXP_4
EXP_A_TXP_5
EXP_A_TXP_6
EXP_A_TXP_7
EXP_A_TXP_8
EXP_A_TXP_9
EXP_A_TXP_10
EXP_A_TXP_11
EXP_A_TXP_12
EXP_A_TXP_13
EXP_A_TXP_14
EXP_A_TXP_15
D36
F40
G36
H40
J36
L40
M36
N40
P36
R40
T36
V40
W36
Y40
AA36
AB40
+1.5VS_PCIE 9
+1.8V
10,14,15,36,53
U600B
T32
R32
F3
F7
AG11
AF11
H7
J19
K30
J29
A41
A35
A34
D28
D27
+3VS
R706
2 PM_EXTTS#0
1
10KOhm
R707
1
5
5
5
10KOhm
2 PM_EXTTS#1
MCH_BSEL0
MCH_BSEL1
MCH_BSEL2
11 MCH_CFG_5
11 MCH_CFG_7
11 MCH_CFG_9
T703
T704
1
1
T705
1
T706
1
T707
11 MCH_CFG_11
11 MCH_CFG_16
11 MCH_CFG_18
11 MCH_CFG_19
1
T708
T700
T709
T710
1
1
1
1
T711
1
T712
1
19 PM_BMBUSY#
R724 1 0Ohm
19,50 PM_DPRSLPVR
/
2,4,17 PM_THRMTRIP#
19,28 ICH7_PWROK
2
18,19,27,28 PLT_RST#
2
MCH_BSEL0
MCH_BSEL1
MCH_BSEL2
MCH_CFG_3
MCH_CFG_4
MCH_CFG_5
MCH_CFG_6
MCH_CFG_7
MCH_CFG_8
MCH_CFG_9
MCH_CFG_10
MCH_CFG_11
MCH_CFG_12
MCH_CFG_13
MCH_CFG_14
MCH_CFG_15
MCH_CFG_16
MCH_CFG_17
MCH_CFG_18
MCH_CFG_19
MCH_CFG_20
R717 100Ohm
MCH_ICH_SYNC#
MCH_CLK_REQ#
18 MCH_ICH_SYNC#
5 MCH_CLK_REQ#
K16
K18
J18
F18
E15
F15
E18
D19
D16
G16
E16
D15
G15
K15
C15
H16
G18
H15
J25
K27
J26
PM_BMBUSY#
G28
PM_EXTTS#0
F25
PM_EXTTS#1
H26
PM_THRMTRIP# G6
ICH7_PWROK AH33
AH34
1 RST_IN#_MCH
H28
H27
K28
H32
D1
C41
C1
BA41
BA40
BA39
BA3
BA2
BA1
B41
B2
AY41
AY1
AW41
AW1
A40
A4
A39
A3
CALISTOGA_Q137
2
R723
255Ohm
1%
D34
F38
G34
H38
J34
L38
M34
N38
P34
R38
T34
V38
W34
Y38
AA34
AB38
+3VS
4,5,9,11,12,13,14,15,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61
M_VREF_MCH 14,15,16
+1.5VS
9,10,20,26,36,42,52
+1.5VS_PCIE
+1.8V
GND
RSVD_1
RSVD_2
RSVD_3
RSVD_4
RSVD_5
RSVD_6
RSVD_7
RSVD_8
TV_DCONSEL_0
TV_DCONSEL_1
RSVD_11
RSVD_12
RSVD_13
RSVD_14
RSVD_15
CFG_0
CFG_1
CFG_2
CFG_3
CFG_4
CFG_5
CFG_6
CFG_7
CFG_8
CFG_9
CFG_10
CFG_11
CFG_12
CFG_13
CFG_14
CFG_15
CFG_16
CFG_17
CFG_18
CFG_19
CFG_20
PM_BMBUSY#
PM_EXTTS#_0
PM_EXTTS#_1
PM_THRMTRIP#
PWROK
RSTIN#
SDVO_CTRLCLK
SDVO_CTRLDATA
ICH_SYNC#
CLK_REQ#
NC0
NC1
NC2
NC3
NC4
NC5
NC6
NC7
NC8
NC9
NC10
NC11
NC12
NC13
NC14
NC15
NC16
NC17
NC18
SM_CK_0
SM_CK_1
SM_CK_2
SM_CK_3
AY35
AR1
AW7
AW40
M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR2
M_CLK_DDR3
SM_CK#_0
SM_CK#_1
SM_CK#_2
SM_CK#_3
AW35
AT1
AY7
AY40
M_CLK_DDR#0
M_CLK_DDR#1
M_CLK_DDR#2
M_CLK_DDR#3
SM_CKE_0
SM_CKE_1
SM_CKE_2
SM_CKE_3
AU20
AT20
BA29
AY29
M_CKE0
M_CKE1
M_CKE2
M_CKE3
SM_CS#_0
SM_CS#_1
SM_CS#_2
SM_CS#_3
AW13
AW12
AY21
AW21
M_CS#0
M_CS#1
M_CS#2
M_CS#3
SM_OCDCOMP_0
SM_OCDCOMP_1
AL20
AF10
M_OCDCOMP0
M_OCDCOMP1
SM_ODT_0
SM_ODT_1
SM_ODT_2
SM_ODT_3
BA13
BA12
AY20
AU21
M_ODT0
M_ODT1
M_ODT2
M_ODT3
SM_RCOMP#
SM_RCOMP
AV9
AT9
M_RCOMP#
M_RCOMP
SM_VREF_0
SM_VREF_1
AK1
AK41
M_VREF_MCH
G_CLKIN#
G_CLKIN
D_REFCLKIN#
D_REFCLKIN
D_REFSSCLKIN#
D_REFSSCLKIN
AF33
AG33
A27
A26
C40
D41
CLK_MCH_3GPLL#
CLK_MCH_3GPLL
CLK_UMA_96M#
CLK_UMA_96M
CLK_LCD_SSCG#
CLK_LCD_SSCG
DMI_RXN_0
DMI_RXN_1
DMI_RXN_2
DMI_RXN_3
AE35
AF39
AG35
AH39
DMI_TXN0
DMI_TXN1
DMI_TXN2
DMI_TXN3
DMI_RXP_0
DMI_RXP_1
DMI_RXP_2
DMI_RXP_3
AC35
AE39
AF35
AG39
DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3
DMI_TXN_0
DMI_TXN_1
DMI_TXN_2
DMI_TXN_3
AE37
AF41
AG37
AH41
DMI_RXN0
DMI_RXN1
DMI_RXN2
DMI_RXN3
DMI_TXP_0
DMI_TXP_1
DMI_TXP_2
DMI_TXP_3
AC37
AE41
AF37
AG41
DMI_RXP0
DMI_RXP1
DMI_RXP2
DMI_RXP3
M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR2
M_CLK_DDR3
15
15
14
14
M_CLK_DDR#0
M_CLK_DDR#1
M_CLK_DDR#2
M_CLK_DDR#3
D
15
15
14
14
M_CKE[0..3] 14,15,16
M_CS#[0..3] 14,15,16
M_ODT[0..3] 14,15,16
Layout Note:
Route as short as
possible
R709 40.2Ohm /
2
1
2
1
R710 40.2Ohm /
GND
+1.8V
R711 80.6Ohm 1%
1
2
1
2
C
R712 80.6Ohm 1%
GND
CLK_MCH_3GPLL# 5
CLK_MCH_3GPLL 5
CLK_UMA_96M# 5
CLK_UMA_96M 5
CLK_LCD_SSCG# 5
CLK_LCD_SSCG 5
DMI_TXN[0..3] 18
DMI_TXP[0..3] 18
DMI_RXN[0..3] 18
NC
GND
CRT_DDC_CLK
R721
C26
39Ohm CRT_DDC_DATA C25
DAC_HSYNC_GM 1
2 N_HSYNC
G23
J22
DAC_VSYNC_GM 1
2 N_VSYNC
H23
GND
VGA
CRT_BLUE
CRT_BLUE#
CRT_GREEN
CRT_GREEN#
CRT_RED
CRT_RED#
EXP_A_RXP_0
EXP_A_RXP_1
EXP_A_RXP_2
EXP_A_RXP_3
EXP_A_RXP_4
EXP_A_RXP_5
EXP_A_RXP_6
EXP_A_RXP_7
EXP_A_RXP_8
EXP_A_RXP_9
EXP_A_RXP_10
EXP_A_RXP_11
EXP_A_RXP_12
EXP_A_RXP_13
EXP_A_RXP_14
EXP_A_RXP_15
2
24.9Ohm
1%
MISC
R718
EXP_A_RXN_0
EXP_A_RXN_1
EXP_A_RXN_2
EXP_A_RXN_3
EXP_A_RXN_4
EXP_A_RXN_5
EXP_A_RXN_6
EXP_A_RXN_7
EXP_A_RXN_8
EXP_A_RXN_9
EXP_A_RXN_10
EXP_A_RXN_11
EXP_A_RXN_12
EXP_A_RXN_13
EXP_A_RXN_14
EXP_A_RXN_15
F34
G38
H34
J38
L34
M38
N34
P38
R34
T38
V34
W38
Y34
AA38
AB34
AC38
PM
GND
LB_DATA_0
LB_DATA_1
LB_DATA_2
TV
R713 2 150Ohm 1
R714 2 150Ohm 1
R715 2 150Ohm 1
1%
2
1
F30
D29
F28
D40 EXP_A_COMP 1
D38
CFG
LVDS_U0P
LVDS_U1P
LVDS_U2P
LB_DATA#_0
LB_DATA#_1
LB_DATA#_2
EXP_A_COMPI
EXP_A_COMPO
RSVD
L_BKLTCTL
L_BKLTEN
L_CLK_CTLA
L_DATA_CTLB
L_DDC_CLK
L_DDC_DATA
L_IBG
L_VBG
L_VDDEN
L_VREFH
L_VREFL
LVDS
D32
J30
H30
H29
G26
G25
B38
C35
F32
C33
C32
DDR MUXING
1
D
1
1
1
1
CLK
L_BKLTCTL
L_BKLTEN
L_CTLA_CLK
L_CTLB_DATA
EDID_CLK
EDID_DAT
L_IBG
L_VBG
L_VDDEN
L_BKLTCTL
R702
R703
R704
R705
R701
PCI-EXPRESS GRAPHICS
12
U600C
DMI
+3VS
1
B
DMI_RXP[0..3] 18
CALISTOGA_Q137
LVDS_L0N
LVDS_L1N
LVDS_L2N
LVDS_L0P
LVDS_L1P
LVDS_L2P
LVDS_U0N
LVDS_U1N
LVDS_U2N
A
LVDS_L0N 12
LVDS_L1N 12
LVDS_L2N 12
LVDS_LCLKN
LVDS_LCLKP
LVDS_UCLKN
LVDS_UCLKP
LVDS_L0P 12
LVDS_L1P 12
LVDS_L2P 12
L_BKLTEN
LVDS_U0N 12
LVDS_U1N 12
LVDS_U2N 12
LVDS_U0P
LVDS_U1P
LVDS_U2P
LVDS_U0P 12
LVDS_U1P 12
LVDS_U2P 12
EDID_CLK
EDID_DAT
L_VDDEN
LVDS_LCLKN
LVDS_LCLKP
LVDS_UCLKN
LVDS_UCLKP
12
12
12
12
L_BKLTEN 12
EDID_CLK 12
EDID_DAT 12
+3VS
JP701
SHORT_PIN
TV_DACA_OUT_L
1
2
TV_DACA_OUT
JP702
SHORT_PIN
TV_DACB_OUT_L
1
2
TV_DACB_OUT
JP703
SHORT_PIN
TV_DACC_OUT_L
1
2
L_VDDEN 12
DAC_HSYNC_GM
DAC_VSYNC_GM
CRT_DDC_CLK
CRT_DDC_DATA
put at pin1
of 150 Ohm
JP704
RED_L
CRT_DDC_CLK 13
CRT_DDC_DATA 13
1
TV_DACA_OUT 13
RED
SHORT_PIN
1
2
GREEN
JP706
SHORT_PIN
1
2
BLUE
DAC_VSYNC_GM
2 A
3 GND
TV_DACB_OUT 13
1 B
TV_DACC_OUT
JP705
GREEN_L
BLUE_L
SHORT_PIN
2
U700
74LVC1G32GV
1 B
VCC 5
TV_DACC_OUT 13
DAC_HSYNC_GM
13
GREEN
13
CRT_VSYNC
VCC
5
CRT_VSYNC 13
+3VS
A
2 A
3 GND
RED
4
Y
4
Y
U701
74LVC1G32GV
CRT_HSYNC
CRT_HSYNC 13
Title : Calistoga PCI-E (2)
ASUSTeK COMPUTER INC
BLUE
13
Size
A3
Engineer:
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Jack Wang
Project Name
Sheet
1
7
of
63
5
4
3
2
1
D
D
B
SA_DQ0
SA_DQ1
SA_DQ2
SA_DQ3
SA_DQ4
SA_DQ5
SA_DQ6
SA_DQ7
SA_DQ8
SA_DQ9
SA_DQ10
SA_DQ11
SA_DQ12
SA_DQ13
SA_DQ14
SA_DQ15
SA_DQ16
SA_DQ17
SA_DQ18
SA_DQ19
SA_DQ20
SA_DQ21
SA_DQ22
SA_DQ23
SA_DQ24
SA_DQ25
SA_DQ26
SA_DQ27
SA_DQ28
SA_DQ29
SA_DQ30
SA_DQ31
SA_DQ32
SA_DQ33
SA_DQ34
SA_DQ35
SA_DQ36
SA_DQ37
SA_DQ38
SA_DQ39
SA_DQ40
SA_DQ41
SA_DQ42
SA_DQ43
SA_DQ44
SA_DQ45
SA_DQ46
SA_DQ47
SA_DQ48
SA_DQ49
SA_DQ50
SA_DQ51
SA_DQ52
SA_DQ53
SA_DQ54
SA_DQ55
SA_DQ56
SA_DQ57
SA_DQ58
SA_DQ59
SA_DQ60
SA_DQ61
SA_DQ62
SA_DQ63
U600E
SA_BS_0
SA_BS_1
SA_BS_2
AU12
AV14
BA20
M_A_BS#0
M_A_BS#1
M_A_BS#2
SA_CAS#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7
AY13
AJ33
AM35
AL26
AN22
AM14
AL9
AR3
AH4
M_A_CAS#
M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
AK33
AT33
AN28
AM22
AN12
AN8
AP3
AG5
AK32
AU33
AN27
AM21
AM12
AL8
AN3
AH5
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
AY16
AU14
AW16
BA16
BA17
AU16
AV17
AU17
AW17
AT16
AU13
AT17
AV20
AV12
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
SA_RAS#
SA_RCVENIN#
SA_RCVENOUT#
SA_WE#
AW14
AK23
AK24
AY14
M_A_RAS#
M_A_RCVENIN#
1
M_A_RCVENOUT# 1
M_A_WE#
M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63
M_A_BS#0 15,16
M_A_BS#1 15,16
M_A_BS#2 15,16
M_A_CAS# 15,16
M_A_RAS# 15,16
T801
T803
M_A_WE# 15,16
M_A_DM[0..7] 15
M_A_DQS[0..7] 15
M_A_DQS#[0..7] 15
M_A_A[0..13] 15,16
M_A_DQ[0..63] 15
CALISTOGA_Q137
AK39
AJ37
AP39
AR41
AJ38
AK38
AN41
AP41
AT40
AV41
AU38
AV38
AP38
AR40
AW38
AY38
BA38
AV36
AR36
AP36
BA36
AU36
AP35
AP34
AY33
BA33
AT31
AU29
AU31
AW31
AV29
AW29
AM19
AL19
AP14
AN14
AN17
AM16
AP15
AL15
AJ11
AH10
AJ9
AN10
AK13
AH11
AK10
AJ8
BA10
AW10
BA4
AW4
AY10
AY9
AW5
AY5
AV4
AR5
AK4
AK3
AT4
AK5
AJ5
AJ3
SB_DQ0
SB_DQ1
SB_DQ2
SB_DQ3
SB_DQ4
SB_DQ5
SB_DQ6
SB_DQ7
SB_DQ8
SB_DQ9
SB_DQ10
SB_DQ11
SB_DQ12
SB_DQ13
SB_DQ14
SB_DQ15
SB_DQ16
SB_DQ17
SB_DQ18
SB_DQ19
SB_DQ20
SB_DQ21
SB_DQ22
SB_DQ23
SB_DQ24
SB_DQ25
SB_DQ26
SB_DQ27
SB_DQ28
SB_DQ29
SB_DQ30
SB_DQ31
SB_DQ32
SB_DQ33
SB_DQ34
SB_DQ35
SB_DQ36
SB_DQ37
SB_DQ38
SB_DQ39
SB_DQ40
SB_DQ41
SB_DQ42
SB_DQ43
SB_DQ44
SB_DQ45
SB_DQ46
SB_DQ47
SB_DQ48
SB_DQ49
SB_DQ50
SB_DQ51
SB_DQ52
SB_DQ53
SB_DQ54
SB_DQ55
SB_DQ56
SB_DQ57
SB_DQ58
SB_DQ59
SB_DQ60
SB_DQ61
SB_DQ62
SB_DQ63
DDR SYSTEM MEMORY B
C
AJ35
AJ34
AM31
AM33
AJ36
AK35
AJ32
AH31
AN35
AP33
AR31
AP31
AN38
AM36
AM34
AN33
AK26
AL27
AM26
AN24
AK28
AL28
AM24
AP26
AP23
AL22
AP21
AN20
AL23
AP24
AP20
AT21
AR12
AR14
AP13
AP12
AT13
AT12
AL14
AL12
AK9
AN7
AK8
AK7
AP9
AN9
AT5
AL5
AY2
AW2
AP1
AN2
AV2
AT3
AN1
AL2
AG7
AF9
AG4
AF6
AG9
AH6
AF4
AF8
DDR SYSTEM MEMORY A
U600D
M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63
SB_BS_0
SB_BS_1
SB_BS_2
AT24
AV23
AY28
M_B_BS#0
M_B_BS#1
M_B_BS#2
SB_CAS#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7
AR24
AK36
AR38
AT36
BA31
AL17
AH8
BA5
AN4
M_B_CAS#
M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
AM39
AT39
AU35
AR29
AR16
AR10
AR7
AN5
AM40
AU39
AT35
AP29
AP16
AT10
AT7
AP5
M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7
SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
AY23
AW24
AY24
AR28
AT27
AT28
AU27
AV28
AV27
AW27
AV24
BA27
AY27
AR23
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
SB_RAS#
SB_RCVENIN#
SB_RCVENOUT#
SB_WE#
AU23
AK16
AK18
AR27
M_B_RAS#
M_B_RCVENIN#
1
M_B_RCVENOUT# 1
M_B_WE#
M_B_BS#0 14,16
M_B_BS#1 14,16
M_B_BS#2 14,16
M_B_CAS# 14,16
C
M_B_RAS# 14,16
T802
T800
M_B_WE# 14,16
M_B_DM[0..7] 14
B
M_B_DQS[0..7] 14
M_B_DQS#[0..7] 14
M_B_A[0..13] 14,16
M_B_DQ[0..63] 14
CALISTOGA_Q137
A
A
Title : Calistoga DDR2 (3)
ASUSTeK COMPUTER INC
Size
A3
Date:
5
4
3
2
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Monday, March 06, 2006
Sheet
1
8
of
63
4
GND
GND
H19
VCCD_QTVDAC
AK31
AF31
AE31
AC31
AL30
AK30
AJ30
AH30
AG30
AF30
AE30
AD30
AC30
AG29
AF29
AE29
AD29
AC29
AG28
AF28
AE28
AH22
AJ21
AH21
AJ20
AH20
AH19
P19
P16
AH15
P15
AH14
AG14
AF14
AE14
Y14
AF13
AE13
AF12
AE12
AD12
2
Layout Note:
These Caps should be within
250 mils of edge of GMCH
L907
1
1
2
C926
C927
2
0.1UF/10V
2
22UF/6.3V
GND
GND
B
VCCA_MPLL
45 mA
Layout Note:
0.1uF caps in 1.5VS_xPLL
need to be located as
edge caps within 200 mils.
Layout Note:
These 0.1uF caps should
be placed within 200 mils
of edge
+2.5VS
C935
2
2
2
0.1UF/10V 4.7UF/10V
2
0.1UF/10V
C934
1
C933
2
0.01UF/25V 0.1UF/10V
1
C932
VCCTX_LVDS 60 mA
Pin A30 B30 C30
2
0.1UF/10V
C900
VCCA_3GBG
Pin G41 2 mA
1
C931
1
1
VCCA_LVDS
Pin A38 10 mA
1
VCC_SYNC
Pin H22
GND
GND
GND
GND
GND
GND
D901
1 +VCCP_GMCH_R
2
1
3
+VCCP_GMCH
+3VS
2
10Ohm
VCC_HV 40 mA
Pin A23 B23 B25
+2.5VS_CRTDAC
2
0.1UF/10V
2
10UF/10V
C943
GND
GND
1
C944
0.022UF/25V
C945
0.1UF/10V
2
2
1
L908
1
120Ohm/100Mhz
C942
VCCA_CRTDAC
Pin E21 F21
2
70 mA
1
BAT54C
A
1
R904
GND
GND
Layout Note:
These Caps should
be within 250 mils of
edge of GMCH
VCCAUX0
VCCAUX1
VCCAUX2
VCCAUX3
VCCAUX4
VCCAUX5
VCCAUX6
VCCAUX7
VCCAUX8
VCCAUX9
VCCAUX10
VCCAUX11
VCCAUX12
VCCAUX13
VCCAUX14
VCCAUX15
VCCAUX16
VCCAUX17
VCCAUX18
VCCAUX19
VCCAUX20
VCCAUX21
VCCAUX22
VCCAUX23
VCCAUX24
VCCAUX25
VCCAUX26
VCCAUX27
VCCAUX28
VCCAUX29
VCCAUX30
VCCAUX31
VCCAUX32
VCCAUX33
VCCAUX34
VCCAUX35
VCCAUX36
VCCAUX37
VCCAUX38
VCCAUX39
VCCAUX40
1
1
2
1
2
2
GND
+3VS_TVDACB
C924
C925
0.022UF/25V 0.1UF/10V
VTTLF_CAP3
C928
GND
GND
C929
C930
0.022UF/25V 0.1UF/10V
GND
VTTLF_CAP2
VTTLF_CAP1
C936
GND
GND
C937
+3VS
12/1
+5V
GND
10KOhm
3VS_DAC_EN
C938
GND
+3VS_DAC
U900
1
VIN
2
GND
3
VOUT
5
FB
4
SI9183DT
0.1UF/50V
GND
NOTE:0.1UF CAPS USED IN +1.5VS,
+3.3VS
+2.5VS should be placed within
200 mils of edge.
R903
3VS_DAC_ADJ 1
SD#
/
4
3
2
2
35.7KOhm
A
GND
GND
GND
ASUSTeK COMPUTER INC
Engineer: Jack Wang
GND
Title : Calistoga Power (4)
Size
A3
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
B
VCCA_TVDACC
Pin E20 F20
0.22UF/6.3V
0.47UF/16V
GND
VCCA_TVDACB
Pin C20 D20
+3VS_TVDACC
0.47UF/16V
R902
CALISTOGA_Q137
GND
1
+1.5VS
+1.5VS_VCCAUX
+1.5VS_MPLL
C920
C921
0.022UF/25V 0.1UF/10V
Layout Note:
These Caps used in +3VS_TVDACx
should be within 250 mils of edge of
GMCH
C941
4.7UF/16V
VCC_HV0
VCC_HV1
VCC_HV2
D21
+3VS_TVDACA
VCCA_TVDACA
Pin E19 F19
2
A23
B23
B25
GND
2
2
0.1UF/10V
VCCA_HPLL
45 mA
GND
2
VCCD_TVDAC
+3VS
2
1
1
C923
C922
22UF/6.3V
GND
R905
+1.5VS
GND
0.022UF/25V 0.1UF/10V
2
GND
VCCA_TVBG
Pin H20
20KOhm
VCCD_LVDS0
VCCD_LVDS1
VCCD_LVDS2
A28
B28
C28
C915
C916
0.022UF/25V 0.1UF/10V
1
+1.5VS
POWER
1
VCCD_HMPLL0
VCCD_HMPLL1
+3VS_TVBG
C914
10UF/10V
2
AH1
AH2
+1.5VS
C919
C
Total Power Consumption 120 mA
1
C918
2
BAT54C
L904
180Ohm/100Mhz
1
2
2
1
+1.5VS_HPLL
L906
3
1
2
GND
+3VS_TVDACC
VCCD_QTVDAC
H19 C28
1
+1.5VS_DAC
2
2
GND
VCCA_TVDACA0
VCCA_TVDACA1
VCCA_TVDACB0
VCCA_TVDACB1
VCCA_TVDACC0
VCCA_TVDACC1
+3VS_TVDACB
+1.5VS
0.1UF/10V
E19
F19
C20
D20
E20
F20
+3VS_TVDACA
24 mA
1
1
2
GND
2
R900
0Ohm
/
1
C917
GND
GND
D900
2
CE904 /
C913
+1.5VS
R901
10Ohm
0.1UF/50V
2
1
C940
VCCA_DPLLB
50 mA
1
1
+
470UF/2.5V
1
VCCA_TVBG
VSSA_TVBG
0.022UF/25V 0.1UF/10V
GND
2
120Ohm/100Mhz
VCCA_MPLL
H20
G20
GND
+3VS_TVBG
+3VS +3VS_DAC
2
C912
L905
1
AF2
+1.5VS_MPLL
1
GND
120Ohm/100Mhz
VCCA_LVDS
VSSA_LVDS
1
1
2
0.1UF/10V
+1.5VS_DPLLB
30Ohm/100Mhz
A38
B39
1
VCCD_TVDAC
Pin D21
2
470UF/2.5V
1
+2.5VS
2
VCCA_DPLLA
50 mA
C911
2
+
CE903 /
C
VCCA_DPLLA
VCCA_DPLLB
VCCA_HPLL
+1.5VS
1
30Ohm/100Mhz
1
2
B26
C39
AF1
1
L903
1
+1.5VS_DPLLA
+1.5VS_DPLLB
+1.5VS_HPLL
2
GND
GND
1
GND
330UF/2.5V
2
GND
+1.5VS_DPLLA
Layout Note:
Place in cavity
1
GND
0.1UF/10V 10UF/10V
2
2
GND
VCCA_CRTDAC0
VCCA_CRTDAC1
VSSA_CRTDAC
C910
1
C909
0.1UF/10V
2
470UF/2.5V
F21
E21
G21
GND
1
VCCAUX
1900 mA
C908
1
CE902
2
+
1
1
80Ohm/100Mhz
CE901
2
VCCD_LVDS 20 mA
Pin A28 B28 C28
+
C907
0.22UF/6.3V
C939
4.7UF/16V
+1.5VS
GND
2
C906
4.7UF/10V 2.2UF/6.3V
2
GND
L900
1
C905
1
2
+1.5VS_VCCAUX
VCC3G0
VCC3G1
VCC3G2
VCC3G3
VCC3G4
VCC3G5
VCC3G6
VCCA_3GPLL
VCCA_3GBG
VSSA_3GBG
D
800 mA
2
VCCA_3GPLL
10UF/10V
2
0.1UF/10V
C904
Layout Note:
Place on the edge
+VCCP_AGTL+
1
C903
AC14
AB14
W14
V14
T14
R14
P14
N14
M14
L14
AD13
AC13
AB13
AA13
Y13
W13
V13
U13
T13
R13
N13
M13
L13
AB12
AA12
Y12
W12
V12
U12
T12
R12
P12
N12
M12
L12
R11
P11
N11
M11
R10
P10
N10
M10
P9
N9
M9
R8
P8
N8
M8
P7
N7
M7
R6
P6
M6
A6
R5
P5
N5
M5
P4
N4
M4
R3
P3
N3
M3
R2
P2
M2
D2
AB1
R1
P1
N1
M1
2
1
1
30Ohm/100Mhz
VTT_0
VTT_1
VTT_2
VTT_3
VTT_4
VTT_5
VTT_6
VTT_7
VTT_8
VTT_9
VTT_10
VTT_11
VTT_12
VTT_13
VTT_14
VTT_15
VTT_16
VTT_17
VTT_18
VTT_19
VTT_20
VTT_21
VTT_22
VTT_23
VTT_24
VTT_25
VTT_26
VTT_27
VTT_28
VTT_29
VTT_30
VTT_31
VTT_32
VTT_33
VTT_34
VTT_35
VTT_36
VTT_37
VTT_38
VTT_39
VTT_40
VTT_41
VTT_42
VTT_43
VTT_44
VTT_45
VTT_46
VTT_47
VTT_48
VTT_49
VTT_50
VTT_51
VTT_52
VTT_53
VTT_54
VTT_55
VTT_56
VTT_57
VTT_58
VTT_59
VTT_60
VTT_61
VTT_62
VTT_63
VTT_64
VTT_65
VTT_66
VTT_67
VTT_68
VTT_69
VTT_70
VTT_71
VTT_72
VTT_73
VTT_74
VTT_75
VTT_76
1
AJ41
AB41
Y41
V41
+1.5VS_3GPLL
R41
+2.5VS
N41
L41
AC33
G41
+2.5VS_CRTDAC
H41
1500 mA
2
VCC_TXLVDS0
VCC_TXLVDS1
VCC_TXLVDS2
2
SHORT_PIN
/
VCCSYNC
C30
B30
A30
2
+1.5VS_PCIE
H22
1
GND
L902
1
U600H
SHORT_PIN
/
JP901
1
2
10UF/10V
GND
2
+1.5VS_PCIE 7
+3VS
4,5,7,11,12,13,14,15,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61
+2.5VS
13,36,54
+1.5VS
10,20,26,36,42,52
1
+VCCP
+1.5VS_3GPLL
GND
+1.5VS_PCIE
+3VS
+2.5VS
+1.5VS
+VCCP_AGTL+
2
10UF/10V
VCC3G
+VCCP_AGTL+ 2,3,5,6
+VCCP_GMCH 10,42
1
C902
+2.5VS
JP900
1
D
C901
2
2
CE900
150UF/4V
/
1
+
+VCCP_AGTL+
+VCCP_GMCH
+VCCP_GMCH
+1.05VS
3500 mA1
2
120Ohm/100Mhz
1
2
1
2
+VCCP
Layout Note:
Caps should be on Top layer
L901
1
2
GMCH VCORE
+1.5VS_PCIE
1
+1.5VS
3
2
5
Layout Note:
Place filter components
close to GMCH
Sheet
1
9
of
63
5
4
3
+VCCP_GMCH
1
1
C1001
C1002
2
0.47UF/16V
2
0.47UF/16V
GND
GND
1
VCC_SM_3
C1003
2
0.47UF/16V
GND
1
VCC_SM_4
U600J
AE27
AE26
AE25
AE24
AE23
AE22
AE21
AE20
AE19
AE18
AC17
Y17
U17
VSS_NCTF0
VSS_NCTF1
VSS_NCTF2
VSS_NCTF3
VSS_NCTF4
VSS_NCTF5
VSS_NCTF6
VSS_NCTF7
VSS_NCTF8
VSS_NCTF9
VSS_NCTF10
VSS_NCTF11
VSS_NCTF12
VCC_NCTF0
VCC_NCTF1
VCC_NCTF2
VCC_NCTF3
VCC_NCTF4
VCC_NCTF5
VCC_NCTF6
VCC_NCTF7
VCC_NCTF8
VCC_NCTF9
VCC_NCTF10
VCC_NCTF11
VCC_NCTF12
VCC_NCTF13
VCC_NCTF14
VCC_NCTF15
VCC_NCTF16
VCC_NCTF17
VCC_NCTF18
VCC_NCTF19
VCC_NCTF20
VCC_NCTF21
VCC_NCTF22
VCC_NCTF23
VCC_NCTF24
VCC_NCTF25
VCC_NCTF26
VCC_NCTF27
VCC_NCTF28
VCC_NCTF29
VCC_NCTF30
VCC_NCTF31
VCC_NCTF32
VCC_NCTF33
VCC_NCTF34
VCC_NCTF35
VCC_NCTF36
VCC_NCTF37
VCC_NCTF38
VCC_NCTF39
VCC_NCTF40
VCC_NCTF41
VCC_NCTF42
VCC_NCTF43
VCC_NCTF44
VCC_NCTF45
VCC_NCTF46
VCC_NCTF47
VCC_NCTF48
VCC_NCTF49
VCC_NCTF50
VCC_NCTF51
VCC_NCTF52
VCC_NCTF53
VCC_NCTF54
VCC_NCTF55
VCC_NCTF56
VCC_NCTF57
VCC_NCTF58
VCC_NCTF59
VCC_NCTF60
VCC_NCTF61
VCC_NCTF62
VCC_NCTF63
VCC_NCTF64
VCC_NCTF65
VCC_NCTF66
VCC_NCTF67
VCC_NCTF68
VCC_NCTF69
VCC_NCTF70
VCC_NCTF71
VCC_NCTF72
J11
D11
B11
AV10
AP10
AL10
AJ10
AG10
AC10
W10
U10
BA9
AW9
AR9
AH9
AB9
Y9
R9
G9
E9
A9
AG8
AD8
AA8
U8
K8
C8
BA7
AV7
AP7
AL7
AJ7
AH7
AF7
AC7
R7
G7
D7
AG6
AD6
AB6
Y6
U6
N6
K6
H6
B6
AV5
AF5
AD5
AY4
AR4
AP4
AL4
AJ4
Y4
U4
R4
J4
F4
C4
AY3
AW3
AV3
AL3
AH3
AG3
AF3
AD3
AC3
AA3
G3
AT2
AR2
AP2
AK2
AJ2
AD2
AB2
Y2
U2
T2
N2
J2
H2
F2
C2
AL1
GND
+1.5VS
AG27
AF27
AG26
AF26
AG25
AF25
AG24
AF24
AG23
AF23
AG22
AF22
AG21
AF21
AG20
AF20
AG19
AF19
R19
AG18
AF18
R18
AG17
AF17
AE17
AD17
AB17
AA17
W17
V17
T17
R17
AG16
AF16
AE16
AD16
AC16
AB16
AA16
Y16
W16
V16
U16
T16
R16
AG15
AF15
AE15
AD15
AC15
AB15
AA15
Y15
W15
V15
U15
T15
R15
VCCAUX_NCTF0
VCCAUX_NCTF1
VCCAUX_NCTF2
VCCAUX_NCTF3
VCCAUX_NCTF4
VCCAUX_NCTF5
VCCAUX_NCTF6
VCCAUX_NCTF7
VCCAUX_NCTF8
VCCAUX_NCTF9
VCCAUX_NCTF10
VCCAUX_NCTF11
VCCAUX_NCTF12
VCCAUX_NCTF13
VCCAUX_NCTF14
VCCAUX_NCTF15
VCCAUX_NCTF16
VCCAUX_NCTF17
VCCAUX_NCTF18
VCCAUX_NCTF19
VCCAUX_NCTF20
VCCAUX_NCTF21
VCCAUX_NCTF22
VCCAUX_NCTF23
VCCAUX_NCTF24
VCCAUX_NCTF25
VCCAUX_NCTF26
VCCAUX_NCTF27
VCCAUX_NCTF28
VCCAUX_NCTF29
VCCAUX_NCTF30
VCCAUX_NCTF31
VCCAUX_NCTF32
VCCAUX_NCTF33
VCCAUX_NCTF34
VCCAUX_NCTF35
VCCAUX_NCTF36
VCCAUX_NCTF37
VCCAUX_NCTF38
VCCAUX_NCTF39
VCCAUX_NCTF40
VCCAUX_NCTF41
VCCAUX_NCTF42
VCCAUX_NCTF43
VCCAUX_NCTF44
VCCAUX_NCTF45
VCCAUX_NCTF46
VCCAUX_NCTF47
VCCAUX_NCTF48
VCCAUX_NCTF49
VCCAUX_NCTF50
VCCAUX_NCTF51
VCCAUX_NCTF52
VCCAUX_NCTF53
VCCAUX_NCTF54
VCCAUX_NCTF55
VCCAUX_NCTF56
VCCAUX_NCTF57
NCTF
C1004
0.47UF/16V
CALISTOGA_Q137
GND
+VCCP_GMCH
VCC(GMCH Core)
C1000
C1009
U600I
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199
VSS_200
VSS_201
VSS_202
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
VSS_208
VSS_209
VSS_210
VSS_211
VSS_212
VSS_213
VSS_214
VSS_215
VSS_216
VSS_217
VSS_218
VSS_219
VSS_220
VSS_221
VSS_222
VSS_223
VSS_224
VSS_225
VSS_226
VSS_227
VSS_228
VSS_229
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252
VSS_253
VSS_254
VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272
VSS
2
0.22UF/6.3V0.22UF/6.3V0.22UF/6.3V
2
2
2
2
2
C1008
1
C1007
VSS_273
VSS_274
VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_326
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353
VSS_354
VSS_355
VSS_356
VSS_357
VSS_358
VSS_359
VSS_360
2
C1006
1
C1005
220UF/4V 220UF/4V
10UF/10V 10UF/10V 1UF/10V
2
CE1001
1
+
1
CE1000
1
+
1
+1.8V
1
1
+1.5VS (5500 mA) or +1.05VS (3500 mA)
GND
AT23
AN23
AM23
AH23
AC23
W23
K23
J23
F23
C23
AA22
K22
G22
F22
E22
D22
A22
BA21
AV21
AR21
AN21
AL21
AB21
Y21
P21
K21
J21
H21
C21
AW20
AR20
AM20
AA20
K20
B20
A20
AN19
AC19
W19
K19
G19
C19
AH18
P18
H18
D18
A18
AY17
AR17
AP17
AM17
AK17
AV16
AN16
AL16
J16
F16
C16
AN15
AM15
AK15
N15
M15
L15
B15
A15
BA14
AT14
AK14
AD14
AA14
U14
K14
H14
E14
AV13
AR13
AN13
AM13
AL13
AG13
P13
F13
D13
B13
AY12
AC12
K12
H12
E12
AD11
AA11
Y11
AK34
AG34
AF34
AE34
AC34
C34
AW33
AV33
AR33
AE33
AB33
Y33
V33
T33
R33
M33
H33
G33
F33
D33
B33
AH32
AG32
AF32
AE32
AC32
AB32
G32
B32
AY31
AV31
AN31
AJ31
AG31
AB31
Y31
AB30
E30
AT29
AN29
AB29
T29
N29
K29
G29
E29
C29
B29
A29
BA28
AW28
AU28
AP28
AM28
AD28
AC28
W28
J28
E28
AP27
AM27
AK27
J27
G27
F27
C27
B27
AN26
M26
K26
F26
D26
AK25
P25
K25
H25
E25
D25
A25
BA24
AU24
AL24
AW23
VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_0
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
VSS_54
VSS_55
VSS_56
VSS_57
VSS_58
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS
GND
CALISTOGA_Q137
GND
GND
D
C
B
GND
C1011
2
2
2
1
A
1
1
CE1002/
10UF/10V 10UF/10V 330UF/2.5V
+
+
CE1003/
CE1004
330UF/2.5V
330UF/2.5V
+1.5VS
+1.8V
+VCCP_GMCH
+1.5VS
9,20,26,36,42,52
+1.8V
7,14,15,36,53
+VCCP_GMCH 9,42
2
C1010
+
2
VCC_SM_5
VCC_SM_6
1
1
1
3200 mA
C1012
Title : Clistoga GND (5)
C1013
0.47UF/16V
GND
GND
ASUSTeK COMPUTER INC
Size
GND
Custom
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
AC41
AA41
W41
T41
P41
M41
J41
F41
AV40
AP40
AN40
AK40
AJ40
AH40
AG40
AF40
AE40
B40
AY39
AW39
AV39
AR39
AN39
AJ39
AC39
AB39
AA39
Y39
W39
V39
T39
R39
P39
N39
M39
L39
J39
H39
G39
F39
D39
AT38
AM38
AH38
AG38
AF38
AE38
C38
AK37
AH37
AB37
AA37
Y37
W37
V37
T37
R37
P37
N37
M37
L37
J37
H37
G37
F37
D37
AY36
AW36
AN36
AH36
AG36
AF36
AE36
AC36
C36
B36
BA35
AV35
AR35
AH35
AB35
AA35
Y35
W35
V35
T35
R35
P35
N35
M35
L35
J35
H35
G35
F35
D35
AN34
CALISTOGA_Q137
Layout Note:
Place in cavity
+1.8V
0.47UF/16V
CALISTOGA_Q137
AD27
AC27
AB27
AA27
Y27
W27
V27
U27
T27
R27
AD26
AC26
AB26
AA26
Y26
W26
V26
U26
T26
R26
AD25
AC25
AB25
AA25
Y25
W25
V25
U25
T25
R25
AD24
AC24
AB24
AA24
Y24
W24
V24
U24
T24
R24
AD23
V23
U23
T23
R23
AD22
V22
U22
T22
R22
AD21
V21
U21
T21
R21
AD20
V20
U20
T20
R20
AD19
V19
U19
T19
AD18
AC18
AB18
AA18
Y18
W18
V18
U18
T18
VCC_SM_1
VCC_SM_2
2
A
AU41
AT41
AM41
AU40
BA34
AY34
AW34
AV34
AU34
AT34
AR34
BA30
AY30
AW30
AV30
AU30
AT30
AR30
AP30
AN30
AM30
AM29
AL29
AK29
AJ29
AH29
AJ28
AH28
AJ27
AH27
BA26
AY26
AW26
AV26
AU26
AT26
AR26
AJ26
AH26
AJ25
AH25
AJ24
AH24
BA23
AJ23
BA22
AY22
AW22
AV22
AU22
AT22
AR22
AP22
AK22
AJ22
AK21
AK20
BA19
AY19
AW19
AV19
AU19
AT19
AR19
AP19
AK19
AJ19
AJ18
AJ17
AH17
AJ16
AH16
BA15
AY15
AW15
AV15
AU15
AT15
AR15
AJ15
AJ14
AJ13
AH13
AK12
AJ12
AH12
AG12
AK11
BA8
AY8
AW8
AV8
AT8
AR8
AP8
BA6
AY6
AW6
AV6
AT6
AR6
AP6
AN6
AL6
AK6
AJ6
AV1
AJ1
2
B
VCC
VCC_SM_0
VCC_SM_1
VCC_SM_2
VCC_SM_3
VCC_SM_4
VCC_SM_5
VCC_SM_6
VCC_SM_7
VCC_SM_8
VCC_SM_9
VCC_SM_10
VCC_SM_11
VCC_SM_12
VCC_SM_13
VCC_SM_14
VCC_SM_15
VCC_SM_16
VCC_SM_17
VCC_SM_18
VCC_SM_19
VCC_SM_20
VCC_SM_21
VCC_SM_22
VCC_SM_23
VCC_SM_24
VCC_SM_25
VCC_SM_26
VCC_SM_27
VCC_SM_28
VCC_SM_29
VCC_SM_30
VCC_SM_31
VCC_SM_32
VCC_SM_33
VCC_SM_34
VCC_SM_35
VCC_SM_36
VCC_SM_37
VCC_SM_38
VCC_SM_39
VCC_SM_40
VCC_SM_41
VCC_SM_42
VCC_SM_43
VCC_SM_44
VCC_SM_45
VCC_SM_46
VCC_SM_47
VCC_SM_48
VCC_SM_49
VCC_SM_50
VCC_SM_51
VCC_SM_52
VCC_SM_53
VCC_SM_54
VCC_SM_55
VCC_SM_56
VCC_SM_57
VCC_SM_58
VCC_SM_59
VCC_SM_60
VCC_SM_61
VCC_SM_62
VCC_SM_63
VCC_SM_64
VCC_SM_65
VCC_SM_66
VCC_SM_67
VCC_SM_68
VCC_SM_69
VCC_SM_70
VCC_SM_71
VCC_SM_72
VCC_SM_73
VCC_SM_74
VCC_SM_75
VCC_SM_76
VCC_SM_77
VCC_SM_78
VCC_SM_79
VCC_SM_80
VCC_SM_81
VCC_SM_82
VCC_SM_83
VCC_SM_84
VCC_SM_85
VCC_SM_86
VCC_SM_87
VCC_SM_88
VCC_SM_89
VCC_SM_90
VCC_SM_91
VCC_SM_92
VCC_SM_93
VCC_SM_94
VCC_SM_95
VCC_SM_96
VCC_SM_97
VCC_SM_98
VCC_SM_99
VCC_SM_100
VCC_SM_101
VCC_SM_102
VCC_SM_103
VCC_SM_104
VCC_SM_105
VCC_SM_106
VCC_SM_107
1
C
U600G
VCC_0
VCC_1
VCC_2
VCC_3
VCC_4
VCC_5
VCC_6
VCC_7
VCC_8
VCC_9
VCC_10
VCC_11
VCC_12
VCC_13
VCC_14
VCC_15
VCC_16
VCC_17
VCC_18
VCC_19
VCC_20
VCC_21
VCC_22
VCC_23
VCC_24
VCC_25
VCC_26
VCC_27
VCC_28
VCC_29
VCC_30
VCC_31
VCC_32
VCC_33
VCC_34
VCC_35
VCC_36
VCC_37
VCC_38
VCC_39
VCC_40
VCC_41
VCC_42
VCC_43
VCC_44
VCC_45
VCC_46
VCC_47
VCC_48
VCC_49
VCC_50
VCC_51
VCC_52
VCC_53
VCC_54
VCC_55
VCC_56
VCC_57
VCC_58
VCC_59
VCC_60
VCC_61
VCC_62
VCC_63
VCC_64
VCC_65
VCC_66
VCC_67
VCC_68
VCC_69
VCC_70
VCC_71
VCC_72
VCC_73
VCC_74
VCC_75
VCC_76
VCC_77
VCC_78
VCC_79
VCC_80
VCC_81
VCC_82
VCC_83
VCC_84
VCC_85
VCC_86
VCC_87
VCC_88
VCC_89
VCC_90
VCC_91
VCC_92
VCC_93
VCC_94
VCC_95
VCC_96
VCC_97
VCC_98
VCC_99
VCC_100
VCC_101
VCC_102
VCC_103
VCC_104
VCC_105
VCC_106
VCC_107
VCC_108
VCC_109
VCC_110
2
D
1
+VCCP_GMCH
U600F
AA33
W33
P33
N33
L33
J33
AA32
Y32
W32
V32
P32
N32
M32
L32
J32
AA31
W31
V31
T31
R31
P31
N31
M31
AA30
Y30
W30
V30
U30
T30
R30
P30
N30
M30
L30
AA29
Y29
W29
V29
U29
R29
P29
M29
L29
AB28
AA28
Y28
V28
U28
T28
R28
P28
N28
M28
L28
P27
N27
M27
L27
P26
N26
L26
N25
M25
L25
P24
N24
M24
AB23
AA23
Y23
P23
N23
M23
L23
AC22
AB22
Y22
W22
P22
N22
M22
L22
AC21
AA21
W21
N21
M21
L21
AC20
AB20
Y20
W20
P20
N20
M20
L20
AB19
AA19
Y19
N19
M19
L19
N18
M18
L18
P17
N17
M17
N16
M16
L16
2
4
3
2
Sheet
1
10
of
63
5
4
3
7
R1102 /
2.2KOhm
r0402_h16
1
CFG5 : DMI X2 Select
LOW = DMI X 2
HIGH = DMI X 4 (Default)
R1101 /
2.2KOhm
r0402_h16
CFG16 : FSB DYNAMIC ODT
LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)
D
2
D
MCH_CFG_16
1
2
MCH_CFG_5
1
7
2
GND
GND
R1100 /
1KOhm
r0402
CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.
SDVOCRTL_DATA has internal pulldown
resistors.
7
MCH_CFG_18
2
R1103 /
2.2KOhm
r0402_h16
CFG7 : CPU STRAP
LOW = Reserved
HIGH = Mobility CPU (Default)
CFG18 : GMCH Core Voltage Level
LOW = 1.05V
HIGH = 1.5V (default)
2
MCH_CFG_7
1
7
1
+3VS
GND
+3VS
MCH_CFG_9
R1105 /
1KOhm
r0402
1
CFG19 : DMI LANE REVERSAL
LOW = NORMAL
HIGH = LANES REVERSED
C
2:0
4:3
2
7
GND
All are sampled with respect to the
leading edge of the GMCH PWROK
001 = FSB533
FSB Freq select
011 = FSB667
CFG
2
R1104 /
2.2KOhm
r0402_h16
CFG9 : PCIE GRAPHIC LANE
LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)
1
7
C
MCH_CFG_19
5
DMI X 2 Select
0 = DMI X 2
1 = DMI X 4 (Default)
CPU Strap
0 = Reserved
1 = Mobile CPU (Default)
PCIE Graphics
Lane Reversal
0 = Reverse Lanes
1 = Normal (Default)
6
7
8
9
11:10
7 MCH_CFG_11
CFG11 : Reserved but need to be pull low
XOR/ALLZ
1
13:12
R1106 /
2.2KOhm
r0402_h16
00
01
10
11
=
=
=
=
Partial Clock Gating Disable
XOR Mode Enabled
All-Z Mode Enabled
Normal operation (Default)
15:14
2
B
B
FSB Dynamic ODT
16
GND
0 = Dynamic ODT Disabled
1 = Dynamic ODT Enabled (Default)
17
SDVO_C
TRLDATA
SDVO Present
VCC select
18
DMI Lane
Reversal
SDVO/PCIE
concurrent
19
20
+2.5VS
+2.5VS
0
1
0
1
0
1
0
=
=
=
=
=
=
=
No SDVO Card Present (Default)
SDVO Card Present
1.05V (Default)
1.5V
Normal (Default)
Reverse Lanes
Only SDVO or PCIE x1 is
operational(Default)
1 = SDVO and PCIE x1 are operating
simultaneously via the PEG port
9,13,36,54
A
A
Title : Calistoga Strapping
ASUSTeK COMPUTER INC
Size
Custom
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
11
of
63
5
4
3
2
1
3~3.6V
Full Active: 410 mA(Max. 500 mA)
LCD Panel Power
+3VS
LVDS_L1P
LVDS_L1N
7
7
LVDS_L0P
LVDS_L0N
GND
7
7
EDID_CLK
EDID_DAT
+3VS_LCD
1
1
1UF/10V
GND
C1206
0.1UF/10V
2
2
C1205
Q1203
2N7002
+3VSLCD_DG 11
LVDS_L1P
LVDS_L1N
LVDS_L0P
LVDS_L0N
EDID_CLK
EDID_DAT
2 S
31
D
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
LVDS_UCLKP
LVDS_UCLKN
GND
GND
LVDS_UCLKP 7
LVDS_UCLKN 7
LVDS_U2P
LVDS_U2N
LVDS_U2P 7
LVDS_U2N 7
LVDS_U1P
LVDS_U1N
LVDS_U1P 7
LVDS_U1N 7
LVDS_U0P
LVDS_U0N
LVDS_U0P 7
LVDS_U0N 7
+3VS
+3VS_LCD
C1207
0.1UF/10V
c0402
BTOB_CON_30P
GND
Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"
2
2
G
LVDS_L2P
LVDS_L2N
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
1
7
7
2
2
1
LVDS_L2P
LVDS_L2N
GND
C1204
10UF/10V
2
R1203
100Ohm
r0402
D
7
7
LVDS_LCLKP
LVDS_LCLKN
GND
GND
2
GND
0.1UF/10V
2
2
3
GND
GND
1
LVDS_LCLKP
LVDS_LCLKN
2
2 S
3
G
2 S
2
G
+3VSLCD_DC
C1203
7
7
+3VS_LCD
L1201
80Ohm/100Mhz
1
2
+3VSLCD
G
SI3456BDV
C1202
1UF/25V
Q1202
2N7002
6
5
S 4
D
1
1
2
3
D
11
R1204
100KOhm
Q1201
1
2
3
+3VSLCD_G
2
L_VDDEN
CON10
SIDE1
1
1
2
3
D
11
1
7
R1202
22kOhm
3
3
C1200
0.1UF/10V 0.01UF/16V
R1201
100KOhm
Q1200
2N7002
C1201
SIDE2
1209
32
+12VS
1
SI3865: US$0.22
1
+3V
D
LCD LVDS Interface
3~3.6V
S0-S1 M: 410 mA(Max. 500 mA)
GND
GND
C
C
+5V
+5V_USB67
Inverter Board
built in 14.1W
LCD Panel
2
2
1
L1205
l0805_h43
80Ohm/100Mhz
0OHM
0OHM
2
4
D1200 /
EGA10603V05A1 EGA10603V05A1
RN1200B
2
3
L1206
120Ohm/100Mhz
GND_MIC
1
1
C1216
c0402
1000PF/50V
2
2
C1212
C1213
C1214
C1215
c0402
c0402
1000PF/50V1000PF/50V0.1UF/25V 1UF/25V
2
1
120Ohm/100Mhz
1
L1210
GND
C1217
0.1UF/10V
c0402
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
SIDE2 SIDE1
USB_WLAN_ON#
1
3
5
7
9
11
13
15
17
19
21
+5V_USB67
1
1
2
120Ohm/100Mhz
2 INTMIC_A_GND_CON
2 INTMIC_A_CON
2
L1209
1
1
2
C1211
c0402
1000PF/50V
A
2
4
6
8
10
12
14
16
18
20
22
LID_SW#_CON
ADJ_BL_CON
BL_EN_CON
+3VA_CON
2
1
22 INTMIC_A
CON11
AC_INV
L1200
120Ohm/100Mhz
1
2
L1211 /
1
2
120Ohm/100Mhz
28 BRIGHT_PWM
INVERTER Interface
1
D1203 RB717F
R1200 /
0Ohm r0402
2
WLAN_ON# 19,26,38
C1210
c0402 N/A
1000PF/50V
USB4-_B
USB4+_B
GND
A
WTOB_CON_20P
GND
GND
Title :LVDS & INVERTER
700V rms@5 mA rms
(Min. 3 mA rms)6 mA rms(Max. 6.5 mA rms)
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.1
Date: Monday, March 06, 2006
5
ESD Guard
Close to
USB Port
2
2
1
28 INVTER_DA
1
LID_SW#
L1208
1
2
120Ohm/100Mhz
N/A L1207
1
2
120Ohm/100Mhz
B
D1201 /
2
1
3
1
1
2
USB4+_B
RN1200A
2
L1204
l0805_h43
80Ohm/100Mhz
USB4-_B
3
USB_PP4_B
4
18
L1203
N/A
90Ohm/100Mhz
09G091090000
GND
2
L_BKLTCTL
L_BKLTEN
1
7 L_BKLTEN
28 LID_SW#
7
R1205
10KOhm
r0402
USB_PN4_B
2
PCI_RST#
25,26,30,33,38 PCI_RST#
D1202 RB717F
1
3 BL_EN_L
2
+3VA
2
LCD_BACKOFF#
28 LCD_BACKOFF#
USB4
For
CMOS
Camera
18
1
AC_BAT_SYS
1
+3VS
1
B
EC
INVTER_DA:
EC output D/A signal ( adjust voltage level) to
adjust backlight
C1209
c0402
1000PF/50V
GND
1
BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight
2
LCD Backlight Control
CE1200
C1208
22UF/6.3V
c0402
c0805
0.1UF/10V
1
1
80Ohm/100Mhz
l0805_h43
1
L1202
2
4
3
2
Sheet
1
12
of
63
3
2
1
CRT OUT
4
6
Y
C
1
1
9
D
1
GND
GND
7
JP1305 SHORT_PIN
GREEN
1
2
GREEN
NC
1
3
GND0
GND1
2
5
CRT_G_CON
2
0.068uH
C1304
10PF/50V
c0402
2
GREEN
3
BLUE
NC1
NC2
C1303
22PF/25V
c0402
4
11
1
2
C1308
C1309
C1310
c0402
c0402
c0402
5.6PF/50V 5.6PF/50V 5.6PF/50V
2
L1303
CRT_GREEN_R
1
R1302
150Ohm
r0402
HC1
1
1
TV_C_CON
GND
8
2
GND
GND
GND
GND
12-141011072
GND
GND
BLUE
BLUE
JP1306 SHORT_PIN
1
2
L1305
CRT_BLUE_R
1
1
2
7
R1306
150Ohm
r0402
0.068uH
C1300
10PF/50V
c0402
C1311
22PF/25V
c0402
C
1
2
C
CRT_B_CON
2
1
Place Terminator
close to
Connector
2
2
VCC
RED
C1301
22PF/25V
c0402
1
CVBS1
CVBS2
MINI_DIN_7P
2
1
2
2
7
2
TV_Y_CON
2
1
2
C1305
C1306
C1307
c0402
c0402
c0402
5.6PF/50V 5.6PF/50V 5.6PF/50V
CON3
CRT_R_CON
2
0.068uH
C1302
10PF/50V
c0402
1
L1304
CON2
TV_CVBS_CON
GND
9
120Ohm/100Mhz
TV_DACC_OUT_R
1
2
2
R1305
150Ohm
r0402
CRT_RED_R
1
HC2
L1302
1
1
1
R1304
150Ohm
r0402
2
R1303
150Ohm
r0402
120Ohm/100Mhz
1
2
TV_DACB_OUT_R
JP1303 SHORT_PIN
1
2
TV_DACC_OUT
L1300
1
JP1302 SHORT_PIN
SHORT_PIN
1
2
TV_DACB_OUT
120Ohm/100Mhz
1
2
TV_DACA_OUT_R
2
1
7 TV_DACC_OUT
1
1
7 TV_DACB_OUT
TV_DACA_OUT
RED
R1301
150Ohm
r0402
checklist suggests
150ohm/100MHz &
6pF
JP1301
7 TV_DACA_OUT
7
checklist suggests 47ohm/100MHz
L1301
2
TV OUT
D
12G14101107D
JP1304 SHORT_PIN
RED
1
2
2
4
2
5
GND
D1302
2
GND
2
+2.5VS
3 TV_DACA_OUT_R
1
3 CRT_RED_R
R1307
1
BAV99
7
BAV99
CRT_HSYNC
CRT_HSYNC
1
GND
39Ohm
r0402
GND
D1304
2
+2.5VS
3 TV_DACB_OUT_R
1
3 CRT_GREEN_R
1
BAV99
15
HSYNC
CRT
2
13
C1312 /
47PF/50V
c0402
1
D1303
+3VS
HSYNC_CON
2
2
D1301
+3VS
PIN
GND
BAV99
GND
GND
R1308
D1306
2
+2.5VS
3 TV_DACC_OUT_R
1
7
CRT_VSYNC
CRT_VSYNC
1
3 CRT_BLUE_R
1
BAV99
VSYNC_CON
2
39Ohm
r0402
BAV99
14
1
VSYNC
C1313 /
47PF/50V
c0402
1
+3VS
2
D1305
2
GND
GND
PLACE ESD Diodes
near TV port
D1300
1
GND
B
R1309
2
+5VS_CRT
1N4148W
+3VS
2
1
7 CRT_DDC_DATA
D1307
DDC2BD_5
6
1
Q1300A
UM6K1N
3 CRT_HSYNC
DDC_DAT_CON
2
2
+5VS
PLACE ESD Diodes
near VGA port
0Ohm
2
B
DATA
SIDE_G16
SIDE_G17
1
1
12
C1314
47PF/50V
c0402
16
17
BAV99
+5VS
GND
GND
GND
D1308
DDC2BD_5
R1311 1 6.8KOhm2 DDC2BC_5
DDC2BC_5
Q1300B
UM6K1N
R1300
BAV99
7 CRT_DDC_CLK
GND
4
DDC2BC_5
3
1
DDC_CLK_CON
2
0Ohm
R1312 1 2.2KOhm2 CRT_DDC_DATA
GND
R1313 1 2.2KOhm2 CRT_DDC_CLK
A
15
DCLK
D_SUB_15P
1
+3VS
C1315
47PF/50V
c0402
GND5
GND4
GND3
GND2
GND1
3 CRT_VSYNC
1
R1310 1 6.8KOhm2 DDC2BD_5
10
8
7
6
5
2
2
+3VS
5
+5VS_CRT
12G101102152
A
GND
Title : CRT & TV OUT
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
13
of
63
5
4
3
2
1
8 M_B_DQ[0..63]
8,16 M_B_A[0..13]
M_VREF_DIMM1
+1.8V
+3VS
M_VREF_DIMM1 7,15,16
+1.8V
7,10,15,36,53
+3VS
4,5,7,9,11,12,13,15,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61
CON8B
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
D
11/14
8,16
8,16
8,16
7,16
7,16
7
7
7
7
7,16
7,16
8,16
8,16
8,16
+3VS
GND
5,15,19,26
5,15,19,26
C
B102
B101
B100
B99
B98
B97
B94
B92
B93
B91
B105
B90
B89
B116
B86
B84
M_B_BS#2
B85
M_B_BS#2
M_B_BS#0
B107
M_B_BS#0
M_B_BS#1
B106
M_B_BS#1
M_CS#2
B110
M_CS#2
M_CS#3
B115
M_CS#3
M_CLK_DDR3
B30
M_CLK_DDR3
M_CLK_DDR#3 B32
M_CLK_DDR#3
M_CLK_DDR2 B164
M_CLK_DDR2
M_CLK_DDR#2 B166
M_CLK_DDR#2
M_CKE2
B79
M_CKE2
M_CKE3
B80
M_CKE3
M_B_CAS#
B113
M_B_CAS#
M_B_RAS#
B108
M_B_RAS#
M_B_WE#
B109
M_B_WE#
1 R1401 2 r0402
B198
10KOhm
1 R1402 2 r0402
B200
SMB_CLK_S
10KOhm
B197
SMB_CLK_S
SMB_DAT_S
B195
SMB_DAT_S
7,16 M_ODT2
7,16 M_ODT3
C1403
For Data Swap
1
C1402
1
C1401
1
1
+1.8V
C1400
GND
1
C1408
C1411
C1409
B114
B119
B:ODT0
B:ODT1
M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7
B10
B26
B52
B67
B130
B147
B170
B185
B:DM0
B:DM1
B:DM2
B:DM3
B:DM4
B:DM5
B:DM6
B:DM7
M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7
B13
B31
B51
B70
B131
B148
B169
B188
B11
B29
B49
B68
B129
B146
B167
B186
B:DQS0
B:DQS1
B:DQS2
B:DQS3
B:DQS4
B:DQS5
B:DQS6
B:DQS7
B:DQS0#
B:DQS1#
B:DQS2#
B:DQS3#
B:DQS4#
B:DQS5#
B:DQS6#
B:DQS7#
B111
B117
B95
B81
B87
B103
B:VDD2
B:VDD3
B:VDD5
B:VDD7
B:VDD9
B:VDD10
B47
B133
B183
B77
B71
B121
B193
B41
B53
B59
B65
B:VSS1
B:VSS2
B:VSS3
B:VSS4
B:VSS9
B:VSS11
B:VSS14
B:VSS18
B:VSS19
B:VSS22
B:VSS23
B199
B:VDDSPD
C1410
1
2
2
1
0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V
+1.8V
C1415
1
C1414
1
C1413
1
GND
C1412
C1416
GND
+3VS
1
C1404
2.2UF/6.3V
2
GND
C1405
0.1UF/10V
2
1
2
2
2
2
2.2UF/6.3V 2.2UF/6.3V 2.2UF/6.3V 2.2UF/6.3V 2.2UF/6.3V
2
B5
B7
B17
B19
B4
B6
B14
B16
B23
B25
B35
B37
B20
B22
B36
B38
B43
B45
B55
B57
B44
B46
B56
B58
B61
B63
B73
B75
B62
B64
B74
B76
B123
B125
B135
B137
B124
B126
B134
B136
B141
B143
B151
B153
B140
B142
B152
B154
B157
B159
B173
B175
B158
B160
B174
B176
B179
B181
B189
B191
B180
B182
B192
B194
B:VSS26
B:VSS27
B:VSS29
B:VSS30
B:VSS31
B:VSS33
B:VSS34
B:VSS37
B:VSS38
B:VSS39
B:VSS40
B:VSS47
B:VSS48
B:VSS49
B:VSS50
B:VSS51
B:VSS52
B127
B139
B145
B165
B171
B177
B187
B9
B21
B33
B155
B3
B15
B27
B39
B149
B161
B:NC1
B:NC2
B:NC3
B:NC4
B:NCTEST
B83
B120
B50
B69
B163
+1.8V
2
8 M_B_DQS#[0..7]
M_ODT2
M_ODT3
1
8 M_B_DQS[0..7]
1
+1.8V
8 M_B_DM[0..7]
2
B
Layout Note:
Place these
Caps near
SO DIMM 1
1
Layout Note:
Place these resistors
near the GMCH
2
2
2
2
0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V
B:DQ0
B:DQ1
B:DQ2
B:DQ3
B:DQ4
B:DQ5
B:DQ6
B:DQ7
B:DQ8
B:DQ9
B:DQ10
B:DQ11
B:DQ12
B:DQ13
B:DQ14
B:DQ15
B:DQ16
B:DQ17
B:DQ18
B:DQ19
B:DQ20
B:DQ21
B:DQ22
B:DQ23
B:DQ24
B:DQ25
B:DQ26
B:DQ27
B:DQ28
B:DQ29
B:DQ30
B:DQ31
B:DQ32
B:DQ33
B:DQ34
B:DQ35
B:DQ36
B:DQ37
B:DQ38
B:DQ39
B:DQ40
B:DQ41
B:DQ42
B:DQ43
B:DQ44
B:DQ45
B:DQ46
B:DQ47
B:DQ48
B:DQ49
B:DQ50
B:DQ51
B:DQ52
B:DQ53
B:DQ54
B:DQ55
B:DQ56
B:DQ57
B:DQ58
B:DQ59
B:DQ60
B:DQ61
B:DQ62
B:DQ63
B:A0
B:A1
B:A2
B:A3
B:A4
B:A5
B:A6
B:A7
B:A8
B:A9
B:A10/AP
B:A11
B:A12
B:A13
B:A14
B:A15
B:A16_BA2
B:BA0
B:BA1
B:S0#
B:S1#
B:CK0
B:CK0#
B:CK1
B:CK1#
B:CKE0
B:CKE1
B:CBS#
B:RAS#
B:WE#
B:SA0
B:SA1
B:SCL
B:SDA
GND
GND
B1
M_VREF_DIMM1
VREF -> 10/10 mils
A
B:VREF
M_B_DQ1
M_B_DQ4
M_B_DQ7
M_B_DQ3
M_B_DQ5
M_B_DQ0
M_B_DQ2
M_B_DQ6
M_B_DQ8
M_B_DQ9
M_B_DQ14
M_B_DQ15
M_B_DQ13
M_B_DQ12
M_B_DQ11
M_B_DQ10
M_B_DQ21
M_B_DQ16
M_B_DQ22
M_B_DQ23
M_B_DQ17
M_B_DQ20
M_B_DQ19
M_B_DQ18
M_B_DQ29
M_B_DQ25
M_B_DQ31
M_B_DQ30
M_B_DQ26
M_B_DQ24
M_B_DQ28
M_B_DQ27
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ41
M_B_DQ40
M_B_DQ46
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ42
M_B_DQ47
M_B_DQ53
M_B_DQ49
M_B_DQ54
M_B_DQ51
M_B_DQ48
M_B_DQ52
M_B_DQ50
M_B_DQ55
M_B_DQ63
M_B_DQ57
M_B_DQ62
M_B_DQ61
M_B_DQ56
M_B_DQ60
M_B_DQ58
M_B_DQ59
Group0
D
Group1
Group2
Group3
C
Group4
Group5
Group6
Group7
B
GND
A
1
2
C1406
2.2UF/6.3V
2
1
DDR_DIMM_331P
GND
GND
C1407
0.1UF/10V
Title : DDR2_SO-DIMM(1)
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
14
of
63
5
4
8 M_A_DQ[0..63]
3
2
1
Green Part Number:12G025122006
8,16 M_A_A[0..13]
+1.8V
+3VS
M_VREF_DIMM0
+1.8V
7,10,14,36,53
+3VS
4,5,7,9,11,12,13,14,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61
M_VREF_DIMM0 7,14,16
CON8A
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
D
A:A0
A:A1
A:A2
A:A3
A:A4
A:A5
A:A6
A:A7
A:A8
A:A9
A:A10/AP
A:A11
A:A12
A:A13
A:A14
A:A15
A:A16_BA2
SMB_CLK_S
SMB_DAT_S
A107
A106
A110
A115
A30
A32
A164
A166
A79
A80
A113
A108
A109
A198
A200
A197
A195
A:BA0
A:BA1
A:S0#
A:S1#
A:CK0
A:CK0#
A:CK1
A:CK1#
A:CKE0
A:CKE1
A:CAS#
A:RAS#
A:WE#
A:SA0
A:SA1
A:SCL
A:SDA
M_ODT0
M_ODT1
A114
A119
A:ODT0
A:ODT1
M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
A10
A26
A52
A67
A130
A147
A170
A185
A:DM0
A:DM1
A:DM2
A:DM3
A:DM4
A:DM5
A:DM6
A:DM7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
A13
A31
A51
A70
A131
A148
A169
A188
A11
A29
A49
A68
A129
A146
A167
A186
A:DQS0
A:DQS1
A:DQS2
A:DQS3
A:DQS4
A:DQS5
A:DQS6
A:DQS7
A:DQS0#
A:DQS1#
A:DQS2#
A:DQS3#
A:DQS4#
A:DQS5#
A:DQS6#
A:DQS7#
A112
A96
A118
A82
A88
A104
A:VDD1
A:VDD4
A:VDD6
A:VDD8
A:VDD11
A:VDD12
A12
A48
A184
A78
A72
A122
A196
A8
A18
A24
A42
A:VSS5
A:VSS6
A:VSS7
A:VSS8
A:VSS10
A:VSS12
A:VSS13
A:VSS15
A:VSS16
A:VSS17
A:VSS20
A199
A:VDDSPD
M_A_BS#2
8,16 M_A_BS#2
M_A_BS#0
M_A_BS#1
M_CS#0
M_CS#1
M_CLK_DDR0
M_CLK_DDR#0
M_CLK_DDR1
M_CLK_DDR#1
M_CKE0
M_CKE1
M_A_CAS#
M_A_RAS#
M_A_WE#
M_A_BS#0
M_A_BS#1
M_CS#0
M_CS#1
M_CLK_DDR0
M_CLK_DDR#0
M_CLK_DDR1
M_CLK_DDR#1
M_CKE0
M_CKE1
M_A_CAS#
M_A_RAS#
M_A_WE#
5,14,19,26 SMB_CLK_S
5,14,19,26 SMB_DAT_S
7,16 M_ODT0
7,16 M_ODT1
GND
For Data Swap
B
8 M_A_DM[0..7]
GMCH=====>SODIMM1=>SODIMM0
1
1
Layout Note:
Place these
Caps near
SO DIMM 0
1
1
+1.8V
2
2
C1502
0.1UF/10V
2
C1501
2.2UF/6.3V
1
1
C1512
2.2UF/6.3V
2
1
C1511
2.2UF/6.3V
GND
GND
GND
2
1
C1510
2.2UF/6.3V
2
C1509
2.2UF/6.3V
2
2
A
GND
A1
M_VREF_DIMM0
A:VREF
4
1
2
1
5
C1503
2.2UF/6.3V
GND
GND
201
202
203
204
DDR_DIMM_331P
VREF -> 10/10 mils
2
2
C1508
2.2UF/6.3V
+3VS
GND
1
Layout Note:
Place these
Caps near
SO DIMM 0
1
1
+1.8V
2
2
C1500
C1505
C1506
C1507
0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V
A5
A7
A17
A19
A4
A6
A14
A16
A23
A25
A35
A37
A20
A22
A36
A38
A43
A45
A55
A57
A44
A46
A56
A58
A61
A63
A73
A75
A62
A64
A74
A76
A123
A125
A135
A137
A124
A126
A134
A136
A141
A143
A151
A153
A140
A142
A152
A154
A157
A159
A173
A175
A158
A160
A174
A176
A179
A181
A189
A191
A180
A182
A192
A194
A:VSS21
A:VSS24
A:VSS25
A:VSS28
A:VSS32
A:VSS35
A:VSS36
A:VSS41
A:VSS42
A:VSS43
A:VSS44
A:VSS45
A:VSS46
A:VSS53
A:VSS54
A:VSS55
A:VSS56
A:VSS57
A54
A60
A66
A128
A172
A178
A190
A34
A132
A144
A156
A168
A2
A28
A40
A138
A150
A162
A:NC1
A:NC2
A:NC3
A:NC4
A:NCTEST
A83
A120
A50
A69
A163
M_A_DQ6
M_A_DQ7
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ0
M_A_DQ1
M_A_DQ14
M_A_DQ8
M_A_DQ10
M_A_DQ11
M_A_DQ13
M_A_DQ12
M_A_DQ15
M_A_DQ9
M_A_DQ16
M_A_DQ20
M_A_DQ18
M_A_DQ23
M_A_DQ21
M_A_DQ17
M_A_DQ19
M_A_DQ22
M_A_DQ28
M_A_DQ25
M_A_DQ31
M_A_DQ26
M_A_DQ24
M_A_DQ29
M_A_DQ30
M_A_DQ27
M_A_DQ34
M_A_DQ33
M_A_DQ39
M_A_DQ38
M_A_DQ36
M_A_DQ32
M_A_DQ37
M_A_DQ35
M_A_DQ45
M_A_DQ41
M_A_DQ47
M_A_DQ46
M_A_DQ44
M_A_DQ40
M_A_DQ43
M_A_DQ42
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ49
M_A_DQ48
M_A_DQ51
M_A_DQ50
M_A_DQ61
M_A_DQ63
M_A_DQ56
M_A_DQ62
M_A_DQ57
M_A_DQ60
M_A_DQ59
M_A_DQ58
Group0
D
Group1
Group2
Group3
C
Group4
Group5
Group6
Group7
B
+1.8V
8 M_A_DQS#[0..7]
GND1
GND2
GND3
GND4
8 M_A_DQS[0..7]
A:DQ0
A:DQ1
A:DQ2
A:DQ3
A:DQ4
A:DQ5
A:DQ6
A:DQ7
A:DQ8
A:DQ9
A:DQ10
A:DQ11
A:DQ12
A:DQ13
A:DQ14
A:DQ15
A:DQ16
A:DQ17
A:DQ18
A:DQ19
A:DQ20
A:DQ21
A:DQ22
A:DQ23
A:DQ24
A:DQ25
A:DQ26
A:DQ27
A:DQ28
A:DQ29
A:DQ30
A:DQ31
A:DQ32
A:DQ33
A:DQ34
A:DQ35
A:DQ36
A:DQ37
A:DQ38
A:DQ39
A:DQ40
A:DQ41
A:DQ42
A:DQ43
A:DQ44
A:DQ45
A:DQ46
A:DQ47
A:DQ48
A:DQ49
A:DQ50
A:DQ51
A:DQ52
A:DQ53
A:DQ54
A:DQ55
A:DQ56
A:DQ57
A:DQ58
A:DQ59
A:DQ60
A:DQ61
A:DQ62
A:DQ63
GND
A
205
206
208
207
GND
R15001 10KOhm
2
1
R15002 10KOhm
2
1
C
NP_NC1
NP_NC2
NP_NC3
NP_NC4
8,16
8,16
7,16
7,16
7
7
7
7
7,16
7,16
8,16
8,16
8,16
A102
A101
A100
A99
A98
A97
A94
A92
A93
A91
A105
A90
A89
A116
A86
A84
A85
Title :
C1504
0.1UF/10V
ASUSTeK COMPUTER INC
Size
A3
Engineer:
2
Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
3
DDR2 SO-DIMM(0)
Sheet
1
15
of
63
5
+0.9VS
D
C
4
3
2
1
NEED TO SWAP
1
2
3
4
5
6
7
8
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
16
15
14
13
12
11
10
9
RN1601A
RN1601B
RN1601C
RN1601D
RN1601E
RN1601F
RN1601G
RN1601H
M_A_A2
M_A_A0
M_A_BS#1
M_A_RAS#
M_ODT0
M_CS#0
M_CS#2
M_ODT2
1
2
3
4
5
6
7
8
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
16
15
14
13
12
11
10
9
RN1602A
RN1602B
RN1602C
RN1602D
RN1602E
RN1602F
RN1602G
RN1602H
M_B_A11
M_B_A6
M_B_A7
M_B_A4
M_B_A2
M_B_A0
M_B_BS#1
M_B_RAS#
1
2
3
4
5
6
7
8
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
16
15
14
13
12
11
10
9
RN1603A
RN1603B
RN1603C
RN1603D
RN1603E
RN1603F
RN1603G
RN1603H
M_B_BS#0
M_B_A10
M_B_WE#
M_B_CAS#
M_CS#3
M_ODT3
M_ODT1
M_CS#1
M_VREF_DIMM0
M_VREF_DIMM1
M_VREF_MCH
+0.9VS
M_A_A[0..13] 8,15
M_VREF_DIMM0 7,14,15
M_VREF_DIMM1 7,14,15
M_VREF_MCH 7,14,15
+0.9VS
36,53
M_A_BS#[0..2] 8,15
D
M_A_CAS# 8,15
M_A_RAS# 8,15
M_A_WE# 8,15
M_B_A[0..13] 8,14
M_B_BS#[0..2] 8,14
M_B_CAS# 8,14
M_B_RAS# 8,14
M_B_WE# 8,14
+0.9VS
L1600
1
M_VREF_DIMM1
2
M_VREF_MCH
120Ohm/100Mhz
M_VREF_DIMM0
C
M_CS#[0..3] 7,14,15
M_ODT[0..3] 7,14,15
M_CKE[0..3] 7,14,15
1
C1612
c0402
0.1UF/10V
2
1
C1611
c0402
0.1UF/10V
2
1
C1600
c0402
0.1UF/10V
2
1
C1610
c0402
0.1UF/10V
2
1
C1609
c0402
0.1UF/10V
2
1
C1608
c0402
0.1UF/10V
2
1
C1607
c0402
0.1UF/10V
2
1
C1606
c0402
0.1UF/10V
2
1
2
C1605
c0402
0.1UF/10V
1
C1624
c0402
0.1UF/10V
C1625
c0402
0.1UF/10V
2
C1623
c0402
0.1UF/10V
1
GND
2
1
C1622
c0402
0.1UF/10V
2
1
C1621
c0402
0.1UF/10V
2
1
C1620
c0402
0.1UF/10V
2
1
C1619
c0402
0.1UF/10V
2
C1618
c0402
0.1UF/10V
1
C1617
c0402
0.1UF/10V
2
C1616
c0402
0.1UF/10V
1
C1615
c0402
0.1UF/10V
2
C1614
c0402
0.1UF/10V
1
M_A_CAS#
M_A_WE#
M_A_A10
M_A_A1
C1613
c0402
0.1UF/10V
2
RN1608A
RN1608B
RN1608C
RN1608D
56Ohm
56Ohm
56Ohm
56Ohm
1
2
4
6
8
1
3
5
7
2
M_A_A5
M_B_A1
M_B_A3
M_B_A5
M_B_A8
M_A_A3
M_A_A8
M_B_A9
C1604
c0402
0.1UF/10V
Layout note:
Place one cap close to every 2 pull-up resistors terminated to +0.9VS
1
RN1607A
RN1607B
RN1607C
RN1607D
RN1607E
RN1607F
RN1607G
RN1607H
+0.9VS
2
16
15
14
13
12
11
10
9
1
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
2
1
2
3
4
5
6
7
8
C1603
c0402
0.1UF/10V
B
1
M_B_A13
M_CKE1
M_A_A13
M_A_A4
M_A_A6
M_A_A7
M_A_A11
M_A_A9
2
RN1606A
RN1606B
RN1606C
RN1606D
RN1606E
RN1606F
RN1606G
RN1606H
1
16
15
14
13
12
11
10
9
C1602
c0402
0.1UF/10V
2
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
C1601
c0402
0.1UF/10V
1
1
2
3
4
5
6
7
8
+0.9VS
2
M_B_A12
M_B_BS#2
M_A_A12
M_A_BS#0
M_A_BS#2
M_CKE2
M_CKE0
M_CKE3
1
RN1605A
RN1605B
RN1605C
RN1605D
RN1605E
RN1605F
RN1605G
RN1605H
2
16
15
14
13
12
11
10
9
1
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
56Ohm
2
B
1
2
3
4
5
6
7
8
GND
A
A
Title : DDR2 TERM
ASUSTeK COMPUTER INC
Size
A4
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.0
Sheet
16
1
of
63
5
4
3
+VCC_RTC
3
RTCRST#
1
C1700
0.1UF/10V
2
180KOhm
1
2
D
1
1
2
C1702
2
2
2
2
1
1
SIDE
R1701
10MOhm
132.768KHZ
12PF/50V
1
R1702
1
RTC_X1
1
12PF/50V
X1700
2
2
C1701
2
RTC_X2
+1.5VS_PCIE_ICH
+VCCP_ICH
+VCC_RTC
+VCCP
+1.5VS
+5VS
+3VS
+3VA
+1.5VS_PCIE_ICH 18,20
+VCCP_ICH 20
+VCC_RTC 20
+VCCP
2,6,9,20,52
+1.5VS
9,10,20,26,36,42,52
+5VS
4,13,19,20,21,22,27,28,36,37,38,44,50,61
+3VS
4,5,7,9,11,12,13,14,15,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61
+3VA
4,12,20,28,37,39,54,59,63
11/30
D
GND
JRST1
GND
RTCX1
RTCX2
RTCRST#
AA3
RTCRST#
W1
Y1
Y2
W3
R1707
39Ohm
C
1
21 ACZ_BCLK_AUD
1
34 ACZ_BCLK_MDC
2
R1709
39Ohm
1
21 ACZ_SYNC_AUD
2
21
34
R1711
39Ohm
1
34 ACZ_SYNC_MDC
2
ACZ_SDIN0
ACZ_SDIN1
ACZ_SYNC
T1703
1
T1704
2
R1715
39Ohm
1
34 ACZ_RST#_MDC
2
1
21 ACZ_SDOUT_AUD
2
R1719
39Ohm
1
34 ACZ_SDOUT_MDC
LAN_RSTSYNC
U5
V4
T5
LAN_RXD0
LAN_RXD1
LAN_RXD2
2
U1
R6
ACZ_RST#
R5
ACZ_SDIN0
ACZ_SDIN1
ACZ_SDIN2
1
T2
T3
T1
ACZ_SDOUT
SATALED#
1
T4
AF18
1 R1714
0Ohm
T1700
T1705
2
SATA0_R
1
1
SATA0_TN
SATA0_TP
1 R1716
0Ohm
T1706
T1707
2
SATA2_R
1
1
SATA2_TN
SATA2_TP
1 R1718
0Ohm
2
SATA_CLK
2 R1720
0Ohm
1
SATA2_RBIASAH10
AG10
ACZ_RST#
R1717
39Ohm
B
LAN_CLK
ACZ_BCLK
ACZ_SYNC
ACZ_SDOUT
R1713
39Ohm
21,22 ACZ_RST#_AUD
V3
U7
V6
V7
ACZ_BCLK
EE_CS
EE_SHCLK
EE_DOUT
EE_DIN
U3
2
R1708
39Ohm
INTRUDER#
INTVRMEN
CPU
R1704
330KOhm
Y5
W4
LAN
INTRUNDER#
INTVRMEN
2
2
LAN_TXD0
LAN_TXD1
LAN_TXD2
ACZ_BCLK
ACZ_SYNC
ACZ_RST#
ACZ_SDIN0
ACZ_SDIN1
ACZ_SDIN2
ACZ_SDOUT
AC-97/AZALIA
1
1
AF3
AE3
AG2
AH2
SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP
AF7
AE7
AG6
AH6
SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP
AF1
AE1
SATA_CLKN
SATA_CLKP
SATARBIASN
SATARBIASP
GND
27
27
27
27
27
27
IDE_PDIOR#
IDE_PDIOW#
IDE_PDDACK#
INT_IRQ14
IDE_PIORDY
IDE_PDDREQ
IDE_PDIOR#
IDE_PDIOW#
IDE_PDDACK#
INT_IRQ14
IDE_PIORDY
IDE_PDDREQ
AF15
AH15
AF16
AH16
AG16
AE15
LAD0
LAD1
LAD2
LAD3
AA6
AB5
AC4
Y6
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
LDRQ0#
LDRQ1#/GPIO23
AC3
AA5
LPC_DRQ#0
LPC_DRQ#1
LFRAME#
AB3
LPC_FRAME#
A20GATE
A20M#
AE22
AH28
A20GATE
H_A20M#
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
1
DIOR#
DIOW#
DDACK#
IDEIRQ
IORDY
DDREQ
IDE
LPC_DRQ#0 19,25
T1701
+VCCP_ICH
A20GATE 28
H_A20M# 2
CPUSLP#
AG27
S_CPUSLP#
1
TP1/DPRSTP#
TP2/DPSLP#
AF24
AH25
S_DPRSTP#
H_DPSLP#
1
FERR#
AG26
H_FERR#
GPIO49/CPUPWRGD
AG24
H_PWRGD
IGNNE#
INIT3_3V#
INIT#
INTR
AG22
AG21
AF22
AF25
H_IGNNE#
INIT3_3V#
H_INIT#
H_INTR
RCIN#
AG23
RCIN#
AH24
AF23
H_NMI
H_SMI#
STPCLK#
AH22
H_STPCLK#
THERMTRIP#
AF26
S_THRMTRIP#
NMI
SMI#
25,28,38,41
25,28,38,41
25,28,38,41
25,28,38,41
LPC_FRAME# 25,28,38,41
2 R1705 /
0Ohm
2 R1700 /
0Ohm
H_DPSLP# 2
H_CPUSLP# 2,6
H_DPRSTP# 2,50
R1706
56Ohm
H_FERR# 2
C
H_PWRGD 2
H_IGNNE# 2
H_INIT#
H_INTR
2
2
RCIN#
28
H_NMI
H_SMI#
2
2
T1702
1
+VCCP_ICH
DPRSTP# routing from Intel 82801GBM to
Yonah processor is required. Routing to VR
must be done last and must have de-bounce
filtering to handle daisy chain topology.
R1710
56Ohm
H_STPCLK# 2
2
SATALED#
SATA
R1703
1MOhm
11/14
RTC
AB1
AB2
LPC
U1700A
RTC_X1
RTC_X2
+VCC_RTC
1 R1712
24.9Ohm
PM_THRMTRIP# 2,4,7
IDE_PDD[15:0] 27
DD0
DD1
DD2
DD3
DD4
DD5
DD6
DD7
DD8
DD9
DD10
DD11
DD12
DD13
DD14
DD15
AB15
AE14
AG13
AF13
AD14
AC13
AD12
AC12
AE12
AF12
AB13
AC14
AF14
AH13
AH14
AC15
IDE_PDD0
IDE_PDD1
IDE_PDD2
IDE_PDD3
IDE_PDD4
IDE_PDD5
IDE_PDD6
IDE_PDD7
IDE_PDD8
IDE_PDD9
IDE_PDD10
IDE_PDD11
IDE_PDD12
IDE_PDD13
IDE_PDD14
IDE_PDD15
DA0
DA1
DA2
AH17
AE17
AF17
IDE_PDA0
IDE_PDA1
IDE_PDA2
DCS1#
DCS3#
AE16
AD16
IDE_PDCS1#
IDE_PDCS3#
24 ± 5% series termination resistor
placed within 2" from Intel 82801GBM,
56 ± 5% pull-up resistor has to be
within 2" from the series resistor
B
IDE_PDA0 27
IDE_PDA1 27
IDE_PDA2 27
IDE_PDCS1# 27
IDE_PDCS3# 27
ICH7M
ACZ_SDOUT
PWROK rising
TP3 pull low: allow entrance to XOR Chain testing
TP3 not pull low: sets bit 1 of RPC.PC
PD
GPIO16
/DPRSLPVR
GPIO25
should not be pulled high
PD
RSMRST# rising
should not be pulled low
PU
INTVRMEN
ALWAYS
high: Enable integrated VccSus1_05 VRM
LINKALERT#
ACZ_SYNC
sets bit 0 of RPC.PC
PD
EE_CS
PWROK rising
should not be pulled high
PD
EE_DOUT
should not be pulled low
PU
GNT2#
should not be pulled low
PU
low: "top-block swap" mode
PU
REQ[4:1]#
SATALED#
A
GNT3#
PWROK rising
GNT5#/GPIO17#
GNT4#/GPIO48
PWROK rising
GNT5#
0
1
1
GNT4#
1
SPI
0
PCI
1
LPC
REQUIRE an extenal pull-up R
Need
PU
should not be pulled low
Conditional
PU
PD
PWROK rising
SPKR
PWROK rising
high: "No reboot" mode
TP3
PWROK rising
should not be pulled low unless
using XOR Chain testing
A
Title : ICH7-M (1/4)
PU
ASUSTeK COMPUTER INC
Size
Custom
4
3
2
Engineer: Jack Wang
Project Name
Rev
A6F
Date: Monday, March 06, 2006
5
PU
1.0
Sheet
1
17
of
63
5
4
3
2
1
U1700B
B, C, D
REQ2#/GNT2#
A
Mini-PCI
AD19
REQ3#/GNT3#
E, F
19,33
19,30
19,30
19,30
C
PCI_INTA#
PCI_INTB#
PCI_INTC#
PCI_INTD#
PCI_INTA#
PCI_INTB#
PCI_INTC#
PCI_INTD#
T1802
T1804
T1806
T1808
T1810
S_RSVD1
S_RSVD2
S_RSVD3
S_RSVD4
S_RSVD5
1
1
1
1
1
Interrupt
A3
B4
C5
B5
AE5
AD5
AG4
AH4
AD9
PCI_C/BE#0
PCI_C/BE#1
PCI_C/BE#2
PCI_C/BE#3
IRDY#
PAR
PCIRST#
DEVSEL#
PERR#
PLOCK#
SERR#
STOP#
TRDY#
FRAME#
A7
E10
B18
A12
C9
E11
B10
F15
F14
F16
PCI_IRDY#
PCI_PAR
PCI_RST#_ICH
PCI_DEVSEL#
PCI_PERR#
PCI_LOCK#
PCI_SERR#
PCI_STOP#
PCI_TRDY#
PCI_FRAME#
PLTRST#
PCICLK
PME#
C26
A9
B19
PLT_RST#_SB
CLK_ICHPCI
PCI_PME#
I/F
PIRQA#
PIRQB#
PIRQC#
PIRQD#
GPIO2/PIRQE#
GPIO3/PIRQF#
GPIO4/PIRQG#
GPIO5/PIRQH#
MISC
RSVD_1
RSVD_2
RSVD_3
RSVD_4
RSVD_5
PCI_C/BE#0
PCI_C/BE#1
PCI_C/BE#2
PCI_C/BE#3
D
LPC
PCI
SPI
11
10
01
GNT#5 GNT#4
1
1
(default)
1
0
0
1
R1802
1KOhm /
30,33,38
30,33,38
30,33,38
30,33,38
GND
PCI_IRDY# 19,30,33,38
PCI_PAR 30,33,38
+3V
PCI_DEVSEL# 19,30,33,38
PCI_PERR# 19,30,33,38
PCI_LOCK# 19
PCI_SERR# 19,30,33,38
PCI_STOP# 19,30,33,38
PCI_TRDY# 19,30,33,38
PCI_FRAME# 19,30,33,38
1
RSVD_6
RSVD_7
RSVD_8
RSVD_9
MCH_SYNC#
AE9
AG8
AH8
F21
AH20
U1800A
VCC
3
PCI_RST#_ICH
CLK_ICHPCI 5
PCI_PME# 19,25,30,33,38
2
PCI_RST# 12,25,26,30,33,38
GND
SN74LV08APWR
PLT_RST#_SB_R
5
Do not connect to reset on PCI
down devices.
U1800B
6
PCI_INTE#
PCI_INTF#
PCI_INTG#
PCI_INTH#
G8
F7
F8
G7
GND
SN74LV08APWR
7
B15
C12
D12
C15
11
13
GND
SN74LV08APWR
7
C/BE0#
C/BE1#
C/BE2#
C/BE3#
10
PCI_INTE#
PCI_INTF#
PCI_INTG#
PCI_INTH#
T1803
S_RSVD6
1
S_RSVD7
T1805
1
S_RSVD8
T1807
1
T1809
S_RSVD9
1
MCH_ICH_SYNC#
PLT_RST# 7,19,27,28
4
19,38
19,38
19
19
C1800 N/A
0.01UF/16V
+3V
SN74LV08APWR
2
REQ1#/GNT1#
AD23
U1800D
VCC
+3V
C
C1801
0.1UF/10V
R1800
PLT_RST#_SB
MCH_ICH_SYNC# 7
1
1
AD17
LAN
12
8
14
CardBus
U1800C
VCC
9
PCI_REQ#0 19
T1801
1
PCI_REQ#1 19,30
PCI_GNT#1 30
PCI_REQ#2 19,33
PCI_GNT#2 33
PCI_REQ#3 19,38
R1801
PCI_GNT#3 38
1KOhm /
PCI_REQ#4 19
1
2
PCI_REQ#5 19
1
2
7
Interrupts
PCI_REQ#0
PCI_GNT#0
PCI_REQ#1
PCI_GNT#1
PCI_REQ#2
PCI_GNT#2
PCI_REQ#3
PCI_GNT#3
PCI_REQ#4
PCI_GNT#4
PCI_REQ#5
PCI_GNT#5
7
REQ#/GNT#
D7
E7
C16
D16
C17
D17
E13
F13
A13
A14
C8
D8
14
IDSEL#
PCI
REQ0#
GNT0#
REQ1#
GNT1#
REQ2#
GNT2#
REQ3#
GNT3#
REQ4#/GPIO22
GNT4#/GPIO48
GPIO1/REQ5#
GPIO17/GNT5#
1
Device
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
2
PCI Device
D
E18
C18
A16
F18
E16
A18
E17
A17
A15
C14
E14
D14
B12
C13
G15
G13
E12
C11
D11
A11
A10
F11
F10
E9
D9
B9
A8
A6
C7
B6
E6
D6
VCC
PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31
GND
30,33,38 PCI_AD[31:0]
14
14
+3V
2
PLT_RST#_SB_R
0Ohm
ICH7M
B
35
35
+3VSUS
A
RN1801A1
RN1801B3
RN1801C5
RN1801D7
RN1802A1
RN1802B3
RN1802C5
RN1802D7
10KOhm
10KOhm
10KOhm
10KOhm
10KOhm
10KOhm
10KOhm
10KOhm
2
4
6
8
2
4
6
8
H26
H25
G28
G27
PERn2
PERp2
PETn2
PETp2
K26
K25
J28
J27
PERn3
PERp3
PETn3
PETp3
T1819
T1820
T1821
T1822
1
1
1
1
PE_RN4
PE_RP4
PE_TN4
PE_TP4
M26
M25
L28
L27
PERn4
PERp4
PETn4
PETp4
T1823
T1824
T1825
T1826
1
1
1
1
PE_RN5
PE_RP5
PE_TN5
PE_TP5
P26
P25
N28
N27
PERn5
PERp5
PETn5
PETp5
T1827
T1800
T1828
T1829
1
1
1
1
PE_RN6
PE_RP6
PE_TN6
PE_TP6
T25
T24
R28
R27
PERn6
PERp6
PETn6
PETp6
T1830
T1831
T1832
1
1
1
SPI_CLK
SPI_CS#
SPI_ARB
R2
P6
P1
SPI_CLK
SPI_CS#
SPI_ARB
T1833
T1834
1
1
SPI_MOSI
SPI_MISO
P5
P2
SPI_MOSI
SPI_MISO
USB_OC_0#
USB_OC_1#
USB_OC_2#
USB_OC_3#
USB_OC_4#
USB_OC_5#
USB_OC_6#
USB_OC_7#
D3
C4
D5
D4
E5
C3
A2
B3
OC0#
OC1#
OC2#
OC3#
OC4#
OC5#/GPIO29
OC6#/GPIO30
OC7#/GPIO31
USB_OC_0#
USB_OC_1#
USB_OC_0#
USB_OC_1#
USB_OC_7#
USB_OC_6#
USB_OC_5#
USB_OC_3#
USB_OC_4#
USB_OC_2#
PERn1
PERp1
PETn1
PETp1
PCI-Express
C1802 1
2 0.1UF/10VPE_TN2
C1803 1
PE_TP2
2 0.1UF/10V
c0402
T1815
PE_RN3
1
T1816
PE_RP3
1
T1817
PE_TN3
1
T1818
PE_TP3
1
F26
F25
E28
E27
DMI0RXN
DMI0RXP
DMI0TXN
DMI0TXP
V26
V25
U28
U27
DMI_RXN0
DMI_RXP0
DMI_TXN0
DMI_TXP0
DMI1RXN
DMI1RXP
DMI1TXN
DMI1TXP
Y26
Y25
W28
W27
DMI_RXN1
DMI_RXP1
DMI_TXN1
DMI_TXP1
DMI2RXN
DMI2RXP
DMI2TXN
DMI2TXP
AB26
AB25
AA28
AA27
DMI_RXN2
DMI_RXP2
DMI_TXN2
DMI_TXP2
DMI3RXN
DMI3RXP
DMI3TXN
DMI3TXP
AD25
AD24
AC28
AC27
DMI_RXN3
DMI_RXP3
DMI_TXN3
DMI_TXP3
DMI_CLKN
DMI_CLKP
AE28
AE27
CLK_PCIE_ICH#
CLK_PCIE_ICH
DMI_ZCOMP
DMI_IRCOMP
SPI
PCIE_RXN2_MINICARD
PCIE_RXP2_MINICARD
PCIE_TXN2_MINICARD
PCIE_TXP2_MINICARD
PE_RN1
PE_RP1
PE_TN1
PE_TP1
USB
26
26
26
26
1
1
1
1
Direct Media Interface
U1700D
T1811
T1812
T1813
T1814
C25
D25
USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P
F1
F2
G4
G3
H1
H2
J4
J3
K1
K2
L4
L5
M1
M2
N4
N3
USBRBIAS#
USBRBIAS
D2
D1
DMI_RXN0 7
DMI_RXP0 7
DMI_TXN0 7
DMI_TXP0 7
DMI_RXN1 7
DMI_RXP1 7
DMI_TXN1 7
DMI_TXP1 7
DMI_RXN2 7
DMI_RXP2 7
DMI_TXN2 7
DMI_TXP2 7
B
DMI_RXN3 7
DMI_RXP3 7
DMI_TXN3 7
DMI_TXP3 7
CLK_PCIE_ICH# 5
CLK_PCIE_ICH 5
R1803 24.9Ohm 1%
DMI_COMP 1
2
+1.5VS_PCIE_ICH
USB_PN0_B
USB_PP0_B
USB_PN1_B
USB_PP1_B
USB_PN2_B
USB_PP2_B
USB_PN3_B
USB_PP3_B
USB_PN4_B
USB_PP4_B
USB_PN5_B
USB_PP5_B
USB_PN6_B
USB_PP6_B
USB_PN7_B
USB_PP7_B
USB_PN0_B
USB_PP0_B
USB_PN1_B
USB_PP1_B
USB_PN2_B
USB_PP2_B
USB_PN3_B
USB_PP3_B
USB_PN4_B
USB_PP4_B
USB_PN5_B
USB_PP5_B
35
35
35
35
35
35
35
35
12
12
26
26
USB Devices
Port 0
Port 1
Port 2
Port 3
Port 4
Port 5
Port 6
Port 7
Layout Note:
Pull-ups must be placed within 500
mils from Intel 82801GBM pins
T1838
T1839
1
1
R1804
USBRBIAS
1
2
Title : ICH7-M (2/4)
ASUSTeK COMPUTER INC
GND
Size
Custom
4
3
2
Engineer: Jack Wang
Project Name
Rev
A6F
Date: Monday, March 06, 2006
5
A
USB_PN7_B 26
USB_PP7_B 26
22.6Ohm 1%
ICH7M
Conn. 0
Conn. 1
Conn. 2
Conn. 3
CMOS Camera
Bluetooth
NC
Mini Card
1.0
Sheet
1
18
of
63
5
4
3
2
1
+3VS
U1700C
T1903
GPIO26
1
A21
WLAN_ON#
BT_ON
12,26,38 WLAN_ON#
26 BT_ON
B21
E23
PM_CLKRUN#
30,33,38 PM_CLKRUN#
T1904
T1905
1
1
26 SB_WAKE#
25,28,30,38 INT_SERIRQ
28 PM_THERM#
C
AC20
AF21
28 EXTSMI#
GPIO18/STPPCI#
GPIO20/STPCPU#
GPIO26
PWROK
GPIO16/DPRSLPVR
B24
D23
F22
AA4
AC22
SLP_S3#
SLP_S4#
SLP_S5#
T1901
1
2 R1902
2 R1900
1 0Ohm
1 0Ohm
1
PM_SUSB# 28
PM_SUSC# 28
T1902
C21
PM_BATLOW#
C23
PM_PWRBTN#
RSMRST#
AC19
U2
GPIO33/AZ_DOCK_EN#
GPIO34/AZ_DOCK_RST#
SB_WAKE#
INT_SERIRQ
PM_THERM#
F20
AH21
AF20
WAKE#
SERIRQ
THRM#
AD22
VRMPWRGD
AC21
AC18
E21
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
GPIO12
GPIO13
GPIO14
GPIO15
GPIO24
GPIO25
GPIO35
GPIO38
GPIO39
GPIO
C19
PLT_RST#
Y4
PM_RSMRST#
E20
A20
F19
E19
R4
E22
R3
D20
AD21
AD20
AE20
SATA_DET#0
USB_PWRSEL
KB_SCI#
SIO_SMI#
PR_IN#_SB
802_LED_EN#
GPIO24
CB_SD#
GPIO35
PCB_ID1
PCB_ID2
PCI_REQ#5
18
PCI_REQ#0
18,30,33,38 PCI_IRDY#
18,30,33,38 PCI_DEVSEL#
PM_DPRSLPVR 7,50
18,30 PCI_INTB#
PM_PWRBTN# 28
18,33 PCI_INTA#
PLT_RST# 7,18,27,28
PM_RSMRST# 28
802_LED_EN# 37
T1907
CB_SD#
1
18,30 PCI_INTC#
18,30 PCI_INTD#
R1904
10KOhm
KB_SCI# 28
SIO_SMI# 25
1
If ICH7M embedded Lan
controller was used
"LAN_RST#" should be
connected to "RSMRST#"
18
PCI_INTG#
18,38 PCI_INTF#
18
GND
PCI_INTH#
18,38 PCI_INTE#
RP1900A1
RP1900B2
PCI_SERR#
RP1900C3
PCI_PERR#
RP1900D4
PCI_REQ#5
RP1900E6
PCI_REQ#0
RP1900F7
PCI_IRDY#
RP1900G8
PCI_DEVSEL#
RP1900H9
PCI_INTB#
RP1901A1
PCI_INTA#
RP1901B2
PCI_INTC#
RP1901C3
PCI_INTD#
RP1901D4
PCI_INTG#
RP1901E6
PCI_INTF#
RP1901F7
PCI_INTH#
RP1901G8
PCI_INTE#
RP1901H9
PCI_REQ#4
RP1902A1
PCI_REQ#1
RP1902B2
PCI_REQ#2
RP1902C3
PCI_REQ#3
RP1902D4
PM_CLKRUN#
RP1902E6
PM_THERM#
RP1902F7
PCI_FRAME#
RP1902G8
30
18
PCI_REQ#4
18,30 PCI_REQ#1
18,33 PCI_REQ#2
D1900
PM_BATLOW#
1
GPIO Power Plane
2
18,38 PCI_REQ#3
BAT_LL#
28
1N4148W
+3VSUS
GPIO[49]
GPIO[5:1]
GPIO[0][7:6][23:16][39:32][48]
GPIO[15:8][31:24]
18,30,33,38 PCI_FRAME#
+5VS
D
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
PCI_STOP#
RP1902H9
1 R1906
2 10KOhm
1 R1907
2 10KOhm
SMB_CLK_S
2 R1908
1 2.2KOhm
SYS_RST#
1 R1909
2 10KOhm
SMB_DAT_S
2 R1910
1 2.2KOhm
GPIO11
1 R1911
2 10KOhm
INT_SERIRQ
1 R1913
2 10KOhm
RING#
1 R1914
2 8.2KOhm
STP_PCI#
1 R1915
2 10KOhm /
PM_BATLOW#
2 R1916
1 8.2KOhm
STP_CPU#
1 R1917
2 10KOhm /
GND
SATA_DET#0
1 R1918
2 8.2KOhm
GPIO6
SIO_SMI#
1 R1920
2 8.2KOhm
<Optional>
2 R1919 1 8.2KOhm
802_LED_EN#
1 R1922
2 8.2KOhm
PR_IN#_SB
1 R1924
2 8.2KOhm
1 R1926
2 8.2KOhm /
SMB_CLK
1 R1928
2 2.2KOhm
SMB_DAT
1 R1929
2 2.2KOhm
SB_WAKE#
1 R1931
2 1KOhm
11
USB_PWRSEL
KB_SCI#
1
18,30,33,38 PCI_STOP#
C
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
G
Q1901
2N7002
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
5
8.2KOHM
10
T1909
ICH7M
CPU Vcore
5V Core
3.3V Core
3.3V Resume
PCI_TRDY#
PCI_LOCK#
R1903
10KOhm
GND
LAN_RST#
GPIO32/CLKRUN#
18
ICH7_PWROK 7,28
PM_DPRSLPVR
PWRBTN#
18,30,33,38 PCI_PERR#
C1900 /
10PF/50V
GND
ICH7_PWROK
TP0/BATLOW#
GPIO27
GPIO28
GPIO33
GPIO34
VRMPWRGD
2
0Ohm
GPIO6
1/
RF_OFF_SW#
EXTSMI#
1
R1905
T1908
AG18
SMBALERT#/GPIO11
SUSCLK
18,30,33,38 PCI_SERR#
CLK_USB48 5
2
STP_PCI#
STP_CPU#
5 STP_PCI#
5,50 STP_CPU#
39 IMVPOK
B23
C20
CLK_ICH14 5
1
GPIO11
GPIO0/BM_BUSY#
MGT
AB18
SUSCLK
SLP_S3#
SLP_S4#
SLP_S5#
Power
PM_BMBUSY#
7 PM_BMBUSY#
CLK_ICH14
CLK_USB48
2
SPKR
SUS_STAT#
SYS_RST#
AC1
B2
18 PCI_LOCK#
1
A19
A27
A22
SPKR_SB
SUS_STAT#
SYS_RST#
21 SPKR_SB
CLK14
CLK48
18,30,33,38 PCI_TRDY#
2
RI#
DPRSLPVR contains same information
as DPRSTP#.
DPRSLPVR is preferred over DPRSTP#
if only one signal will be used.
1
A28
GPIO21
2 R1901 1100Ohm
GND
GPIO19
T1900
1
BT_LED_EN#
BT_LED_EN# 37
PCB_ID0
SATA
GPIO
RING#
AF19
AH18
AH19
AE19
GPIO21/SATA0GP
GPIO19/SATA1GP
GPIO36/SATA2GP
GPIO37/SATA3GP
Clocks
SMBCLK
SMBDATA
LINKALERT#
SMLINK0
SMLINK1
SMB
C22
B22
A26
B25
A25
SYS GPIO
D
SMB_CLK
SMB_DAT
LINKALERT#
SM_LINK0
SM_LINK1
VRMPWRGD
2
2
S 2
D
3
ICH7_PWROK 3
R1912
10KOhm
checklist suggests
+3Vsus
Q1902 2N7002
D
S 2
3
SMB_CLK
3
2
5,14,15,26 SMB_CLK_S
11/29
G
1
1
B
1
1
+5VS
G
3
2 S
D
2
5,14,15,26 SMB_DAT_S
3
SMB_DAT
CB_SD#
Q1900 2N7002
Internal pull up
1 8.2KOhm
GPIO19
2 R1923
1 8.2KOhm
BT_LED_EN#
1 R1925
2 8.2KOhm
LPC_DRQ#0
2 R1927
1 8.2KOhm /
Internal pull up
BT_ON
1 R1930
2 8.2KOhm
WLAN_ON#
1 R1932
2 8.2KOhm
PM_RSMRST#
1 R1936
2 10KOhm
PM_DPRSLPVR
1 R1937
PCB_VID
MB V1.0
0 1 2
0 0 0
R1940
8.2KOhm
r0402_h16
18,25,30,33,38 PCI_PME#
SM_LINK1
SM_LINK0
LINKALERT#
RN1900A
RN1900B
RN1900C
RN1900D
SUS_STAT#
R1941 1
2 4.7KOhm
/
R1942 1
2 10KOhm
/
Internal pull up
1 10KOhm
3 10KOhm
5 10KOhm
7 10KOhm
2 100KOhm/
Internal pull down
2
4
6
8
GND
A
Title :
GND
ASUSTeK COMPUTER INC
Size
A3
4
3
2
ICH7-M (3/4)
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
B
1
2
+3VSUS
PCB_VID3 : PROJECT CODE
2
2
R1939
8.2KOhm
r0402_h16
2
R1938
8.2KOhm
r0402_h16
A
R1935
8.2KOhm
/
r0402_h16
1
2
R1934
8.2KOhm
/
r0402_h16
1
1
2
R1933
8.2KOhm
/
r0402_h16
PCB_ID0
PCB_ID1
PCB_ID2
+3VS
1
+3VS
1
+3VS
17,25 LPC_DRQ#0
RF_OFF_SW# 2 R1921
Sheet
1
19
of
63
5
4
3
2
+VCCP_ICH
1
+VCCP
U1700E
+3VS
A4
A23
B1
B8
B11
B14
B17
B20
B26
B28
C2
C6
C27
D10
D13
D18
D21
D24
E1
E2
E4
E8
E15
F3
F4
F5
F12
F27
F28
G1
G2
G5
G6
G9
G14
G18
G21
G24
G25
G26
H3
H4
H5
H24
H27
H28
J1
J2
J5
J24
J25
J26
K24
K27
K28
L13
L15
L24
L25
L26
M3
M4
M5
M12
M13
M14
M15
M16
M17
M24
M27
M28
N1
N2
N5
N6
N11
N12
N13
N14
N15
N16
N17
N18
N24
N25
N26
P3
P4
P12
P13
P14
P15
P16
P17
P24
P27
JP2001
D2000
1
2
2
SHORT_PIN
/
3
1
0.1UF/10V
1
2
50 mA
C2024
GND
Vcc1_5_A_1
Vcc1_5_A_2
Vcc1_5_A_3
Vcc1_5_A_4
Vcc1_5_A_5
Vcc1_5_A_6
Vcc1_5_A_7
Vcc1_5_A_8
Vcc1_5_A_9
AD2
VccSATAPLL
2
0.1UF/10V
AB7
AC6
AC7
AD6
AE6
AF5
AF6
AG5
AH5
+3VSUS
+1.5VS
1
1
C2027
2
0.1UF/10V
10 mA
1
Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top near pin AG9
GND
C2032 T2003
c0402
0.1UF/10V
1 VCCLAN
30 mA
Vcc3_3_2
AB10
AB9
AC10
AD10
AE10
AF10
AF9
AG9
AH9
Vcc1_5_A_10
Vcc1_5_A_11
Vcc1_5_A_12
Vcc1_5_A_13
Vcc1_5_A_14
Vcc1_5_A_15
Vcc1_5_A_16
Vcc1_5_A_17
Vcc1_5_A_18
VccSus3_3_2
VccSus3_3_3
VccSus3_3_4
VccSus3_3_5
VccSus3_3_6
A24
C24
D19
D22
G19
VccSus3_3_7
VccSus3_3_8
VccSus3_3_9
VccSus3_3_10
VccSus3_3_11
VccSus3_3_12
VccSus3_3_13
VccSus3_3_14
VccSus3_3_15
VccSus3_3_16
VccSus3_3_17
VccSus3_3_18
K3
K4
K5
K6
L1
L2
L3
L6
L7
M6
M7
N7
Vcc1_5_A_19
Vcc1_5_A_20
AB17
AC17
Vcc1_5_A_21
Vcc1_5_A_22
Vcc1_5_A_23
T7
F17
G17
Vcc1_5_A_24
Vcc1_5_A_25
AB8
AC8
E3
VccSus3_3_19
VccSus1_05_1
K7
C1
VccUSBPLL
VccSus1_05_2
VccSus1_05_3
C28
G20
AA2
Y7
2
A
+1.5VS GND
1UF/10V
2
C2030
0.1UF/10V
2
GND
C2031
AH11
ATX
Layout Note:
Place within 100 mils of
ICH7-M on the Bottom side or
140 mils on the Top
1
GND
VccSus1_05/VccLAN1_05_1
VccSus1_05/VccLAN1_05_2 Vcc1_5_A_26
Vcc1_5_A_27
Vcc1_5_A_28
Vcc1_5_A_29
Vcc1_5_A_30
USB CORE
+3VS
ARX
Layout Note:
Place within 100 mils of
ICH7-M on the Bottom side or
140 mils on the Top
VccDMIPLL
P7
GND
1
1
1
2
2
2
1
VCCSUS3
2
1
2
1
1
2
2
+3VS
GND
C2016
C2017
0.1UF/10V 0.1UF/10V 0.1UF/10V
GND
45 mA
+3VSUS
C2021
+VCC_RTC
C2019
1
C2015
1
Layout Note:
Distribute in PCI section
C2020
0.1UF/10V 0.1UF/10V
C2022
0.1UF/10V 0.1UF/10V
GND
+3VSUS
GND
C2025
C2026
0.1UF/10V 0.1UF/10V
+3VA
A1
H6
H7
J6
J7
+VCC_RTC
T2000
D2002
GND
+1.5VS
C2029
2
R2005
1 RTC_BAT_R
RTC_BAT 2
C2028
RB715F
1KOhm
T2001
BAT1
3
1
1
1
640 mA
C2023 +1.5VS
Vcc3_3_1
AG28
W5
GND
0.1UF/10V
1
1UF/10V
2
B27
+1.5VS
VccRTC
VccSus3_3_1
+3VS
C2013
1
GND
270 mA
Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top near pin
1
B
0.01UF/50V
2
2
10UF/10V
Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top near pin AG5
C2000
C2012
0.1UF/10V
BATT_HOLDER
2
C2018
A5
B13
B16
B7
C10
D15
F9
G11
G12
G16
C2011
1
50 mA
80Ohm/100Mhz
Vcc3_3_12
Vcc3_3_13
Vcc3_3_14
Vcc3_3_15
Vcc3_3_16
Vcc3_3_17
Vcc3_3_18
Vcc3_3_19
Vcc3_3_20
Vcc3_3_21
C2010
0.1UF/10V 0.1UF/10V 4.7U/6.3V
2
1Ohm
1
1
1
2 +1.5VS_DMIPLL_L
1
L2000
2
AA7
AB12
AB20
AC16
AD13
AD18
AG12
AG15
AG19
2
+1.5VS_DMIPLL
R2004
Vcc3_3_3
Vcc3_3_4
Vcc3_3_5
Vcc3_3_6
Vcc3_3_7
Vcc3_3_8
Vcc3_3_9
Vcc3_3_10
Vcc3_3_11
1
+1.5VS
+VCCP_ICH
+3VSUS
AE23
AE26
AH26
2
GND
C2006
14 mA
V_CPU_IO1
V_CPU_IO2
V_CPU_IO3
1
2
0.1UF/10V
Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top near pin
+3VS
2
C2014
+3VSUS
GND
56 mA
10 mA
1
1
Layout Note:
Place within 100 mils of ICH7-M
on the Bottom side or 140 mils
on the Top
R7
+3VS
2
2
+3VS
VccSus3_3/VccSusHDA
VCCA3GP
GND
U6
1
0.1UF/10V 0.1UF/10V 0.1UF/10V
Vcc3_3/VccHDA
2
0.1UF/10V
2
C2009
V5
V1
W2
W7
1
1
C2008
2
CE2000
220UF/4V
c7343d_h75
C
C2007
2
80Ohm/100Mhz +
1
1
2
1
1
770 mA
GND
40 mA
VccSus3_3/VccLAN3_3_1
VccSus3_3/VccLAN3_3_2
VccSus3_3/VccLAN3_3_3
VccSus3_3/VccLAN3_3_4
If ICH7 embedded Lan
controller was used, these
pins should connect to
+3VSUS for S3-S5 wake up.
2
+1.5VS_PCIE_ICH
L2001
VCCPAUX
0.1UF/10V
1
GND
2
SHORT_PIN
CE2001/
470UF/2.5V
c7343d_h75
1
2
0Ohm /
C2004
2
2
0.1UF/10V
2
+1.5VS
C2005
1
1
10Ohm
Layout Note:
Place above Caps within 100 mils of
ICH7-M on the Bottom side or 140 mils
on the Top near pin D28, T28 & AD28
+
R2002
2
BAT54C
V5REF_SUS
2
R2000
1 0Ohm
GND
1
R2003
1
Vcc1_5_B_1
Vcc1_5_B_2
Vcc1_5_B_3
Vcc1_5_B_4
Vcc1_5_B_5
Vcc1_5_B_6
Vcc1_5_B_7
Vcc1_5_B_8
Vcc1_5_B_9
Vcc1_5_B_10
Vcc1_5_B_11
Vcc1_5_B_12
Vcc1_5_B_13
Vcc1_5_B_14
Vcc1_5_B_15
Vcc1_5_B_16
Vcc1_5_B_17
Vcc1_5_B_18
Vcc1_5_B_19
Vcc1_5_B_20
Vcc1_5_B_21
Vcc1_5_B_22
Vcc1_5_B_23
Vcc1_5_B_24
Vcc1_5_B_25
Vcc1_5_B_26
Vcc1_5_B_27
Vcc1_5_B_28
Vcc1_5_B_29
Vcc1_5_B_30
Vcc1_5_B_31
Vcc1_5_B_32
Vcc1_5_B_33
Vcc1_5_B_34
Vcc1_5_B_35
Vcc1_5_B_36
Vcc1_5_B_37
Vcc1_5_B_38
Vcc1_5_B_39
Vcc1_5_B_40
Vcc1_5_B_41
Vcc1_5_B_42
Vcc1_5_B_43
Vcc1_5_B_44
Vcc1_5_B_45
Vcc1_5_B_46
Vcc1_5_B_47
Vcc1_5_B_48
Vcc1_5_B_49
Vcc1_5_B_50
Vcc1_5_B_51
Vcc1_5_B_52
Vcc1_5_B_53
2
1
AA22
AA23
AB22
AB23
AC23
AC24
AC25
AC26
AD26
AD27
AD28
D26
D27
D28
E24
E25
E26
F23
F24
G22
G23
H22
H23
J22
J23
K22
K23
L22
L23
M22
M23
N22
N23
P22
P23
R22
R23
R24
R25
R26
T22
T23
T26
T27
T28
U22
U23
V22
V23
W22
W23
Y22
Y23
V5REF_Sus
1
C2002
C2003
0.1UF/10V 1UF/10V
1
2
3
+5VSUS
F6
JP2000
940 mA
L11
L12
L14
L16
L17
L18
M11
M18
P11
P18
T11
T18
U11
U18
V11
V12
V14
V16
V17
V18
2
D2001
V5REF_2
Vcc1_05_1
Vcc1_05_2
Vcc1_05_3
Vcc1_05_4
Vcc1_05_5
Vcc1_05_6
Vcc1_05_7
Vcc1_05_8
Vcc1_05_9
Vcc1_05_10
Vcc1_05_11
Vcc1_05_12
Vcc1_05_13
Vcc1_05_14
Vcc1_05_15
Vcc1_05_16
Vcc1_05_17
Vcc1_05_18
Vcc1_05_19
Vcc1_05_20
GND
GND
SUS1_05
T2002
1
17 mA
Vss98
Vss99
Vss100
Vss101
Vss102
Vss103
Vss104
Vss105
Vss106
Vss107
Vss108
Vss109
Vss110
Vss111
Vss112
Vss113
Vss114
Vss115
Vss116
Vss117
Vss118
Vss119
Vss120
Vss121
Vss122
Vss123
Vss124
Vss125
Vss126
Vss127
Vss128
Vss129
Vss130
Vss131
Vss132
Vss133
Vss134
Vss135
Vss136
Vss137
Vss138
Vss139
Vss140
Vss141
Vss142
Vss143
Vss144
Vss145
Vss146
Vss147
Vss148
Vss149
Vss150
Vss151
Vss152
Vss153
Vss154
Vss155
Vss156
Vss157
Vss158
Vss159
Vss160
Vss161
Vss162
Vss163
Vss164
Vss165
Vss166
Vss167
Vss168
Vss169
Vss170
Vss171
Vss172
Vss173
Vss174
Vss175
Vss176
Vss177
Vss178
Vss179
Vss180
Vss181
Vss182
Vss183
Vss184
Vss185
Vss186
Vss187
Vss188
Vss189
Vss190
Vss191
Vss192
Vss193
Vss194
0.1UF/10V
B
Title : ICH7-M (4/4)
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
3
C
GND
ASUSTeK COMPUTER INC
GND
4
D
A
GND
Layout Note:
Place within 100 mils of
ICH7-M on the Bottom side
or 140 mils on the Top
C2033
ICH7M
5
P28
R1
R11
R12
R13
R14
R15
R16
R17
R18
T6
T12
T13
T14
T15
T16
T17
U4
U12
U13
U14
U15
U16
U17
U24
U25
U26
V2
V13
V15
V24
V27
V28
W6
W24
W25
W26
Y3
Y24
Y27
Y28
AA1
AA24
AA25
AA26
AB4
AB6
AB11
AB14
AB16
AB19
AB21
AB24
AB27
AB28
AC2
AC5
AC9
AC11
AD1
AD3
AD4
AD7
AD8
AD11
AD15
AD19
AD23
AE2
AE4
AE8
AE11
AE13
AE18
AE21
AE24
AE25
AF2
AF4
AF8
AF11
AF27
AF28
AG1
AG3
AG7
AG11
AG14
AG17
AG20
AG25
AH1
AH3
AH7
AH12
AH23
AH27
ICH7M
+1.5VS
1
+3VSUS
GND
AD17
CORE
2
10 mA
V5REF_1
IDE
C2001
0.1UF/10V
D
G10
PCI
100Ohm
U1700F
6 mA
USB
1
2
2
BAT54C
V5REF
R2001
1
2
+5VS
Vss1
Vss2
Vss3
Vss4
Vss5
Vss6
Vss7
Vss8
Vss9
Vss10
Vss11
Vss12
Vss13
Vss14
Vss15
Vss16
Vss17
Vss18
Vss19
Vss20
Vss21
Vss22
Vss23
Vss24
Vss25
Vss26
Vss27
Vss28
Vss29
Vss30
Vss31
Vss32
Vss33
Vss34
Vss35
Vss36
Vss37
Vss38
Vss39
Vss40
Vss41
Vss42
Vss43
Vss44
Vss45
Vss46
Vss47
Vss48
Vss49
Vss50
Vss51
Vss52
Vss53
Vss54
Vss55
Vss56
Vss57
Vss58
Vss59
Vss60
Vss61
Vss62
Vss63
Vss64
Vss65
Vss66
Vss67
Vss68
Vss69
Vss70
Vss71
Vss72
Vss73
Vss74
Vss75
Vss76
Vss77
Vss78
Vss79
Vss80
Vss81
Vss82
Vss83
Vss84
Vss85
Vss86
Vss87
Vss88
Vss89
Vss90
Vss91
Vss92
Vss93
Vss94
Vss95
Vss96
Vss97
2
Sheet
1
20
of
63
4
3
2
CD-L
CD-G
CD-R
MIC_2
C21111
2 1UF/10V
C21121
1
2 1UF/10V
1
MIC_1
LINE_IN_LC
12
11
10
9
8
7
6
5
4
3
2
1
2 39Ohm SDATA_IN
BIT_CLK
2 D2102
POP#1
1N4148W1
/
2 D2101
POP#0
ALC 660 NC pin
C
1 C2105 /
10PF/50V
2 0Ohm
2
R2107 1
17 ACZ_BCLK_AUD
BIT_CLK
ALC660-GR
22
1
1
C2113
2
10UF/10V
AVDD1
AVSS1
VREF
MIC1-VREFO-L
NC8
MIC2-VREFO
LINE2-VREFO
MIC1-VREFO-R
NC7
SenseB
FRONT-L(PORT-D-L)
FRONT-R(PORT-D-R)
D
25
26
27
28
29
30
31
32
33
34
35
36
C2114
0.1UF/10V
GND_AUDIO
VREF_FILT
VREF_OUT/MIC_1/2
POP#2
VREFOUT_MIC 23
12/1
VREF_OUT/MIC_2/2
LINE_OUT_L C2103 2
LINE_OUT_R C2102 2
1
T2101
1
1
1UF/10V
1UF/10V
OUT_L
OUT_R
22
22
GND_AUDIO
+5V_AUDIO
+5V_AUDIO
C
R2121
10KOhm
r0402
12/1
S/PDIF
S/PDIF
ALC 660 NC pin
GND_AUDIO
12/1
EAR_L
EAR_R
2 R2123 1
4.99KOhm
1%
EAR_L
EAR_R
22
22
D2103
22
2
JACK_IN#
1
AMP_SHDN# 22
1N4148W
D2104
POP#2
LINE_IN_R 22
1
22 MUTE_POP_AZGPIO#
1N4148W
/
1
LINE_IN_L 22
+5V_AUDIO
SPDIFO
NC4
NC3
NC2
LFE(PORT-G-R)
CENTER(PORT-G-L)
AVSS2
SURR-R(PORT-A-R)
JDREF
SURR-L(PORT-A-L)
AVDD2
NC1
17 ACZ_SDOUT_AUD
PCBEEP
RESET#
SYNC
DVDD2
SDATA-IN
DVSS2
BCLK
SDATA-OUT
DVSS1
NC6
NC5
DVDD1
23
2
R2109 1
ACZ_SDIN0
2C21251
1UF/10V
2 C21241
1UF/10V
SenseA
LINE2-L(PORT-E-L)
LINE2-R(PORT-E-R)
MIC2-L(PORT-F-L)
MIC2-R(PORT-F-R)
CD-L
CD-GND
CD-R
MIC1-L(PORT-B-L)
MIC1-R(PORT-B-R)
LINE1-L(PORT-C-L)
LINE1-R(PORT-C-R)
C2117
0.1UF/10V 0.1UF/10V
PCBEEP
R2100 1
2 0Ohm RESET#
ACZ_SYNC_AUD
17,22 ACZ_RST#_AUD
17 ACZ_SYNC_AUD
17
C2116
2
2
10UF/10V
2
C2115
1
U2100
1
1
+3VS
1
48
47
46
45
44
43
42
41
40
39
38
37
D
1
13
14
15
16
17
18
19
20
21
22
23
24
LINE_IN_RC
EXT_MIC
1
2
5
GND_AUDIO
1
MUTE_POP_AZGPIO#
1
2
R2124
10KOhm
r0402
/
1N4148W
/
2
2
+5VS
R2120
GND_AUDIO
1
0Ohm
B
B
T2100
C2119
C2101
1
27
C2121
CD_L_A
CD_L_A_R
2
0Ohm
1
R2101
U2102
10UF/10V
5
2
GND
5V-5VA LDO
1
R2117
2
0Ohm
1
R2118
2
0Ohm
1
R2119
2
0Ohm
GND_AUDIO
C2104
1
0.1UF/10V
C2120 0.1UF/10V
2
1
c0402
D2105
1
27
CD_GND_A
CD_GND_A_R
2
0Ohm
1
R2104
2GND_AUDIO
2
2
SPKR_CB
C2123
06/01
1
30
47KOhm
/
GND_AUDIO
R2125
1N4148W
33KOhm
r0402
VREF_FILT
R2105
47KOhm
/
GND_AUDIO
2
27
PCBEEP
0.1UF/10V
CD_R_A
2
1
0Ohm
2
GND
47KOhm
/
Title : AZALIA ALC660
ASUSTek COMPUTER INC. NB1
GND_AUDIO
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
A
R2110
R2111
33KOhm
r0402
GND
0.1UF/10V
GND_AUDIO
1
1N4148W
R2112
33KOhm
r0402
1
GND_AUDIO
C2106
CD_R_A_R
CD-R
2
1
1UF/10V
c0402
C2109
2
C2110
2
1
GND
D2100
C2122 0.1UF/10V
2
1 c0402
1
1
SPKR_SB
R2108
2
19
2
2
A
C2108
10UF/10V
1
GND
CD-G
1
1UF/10V
c0402
2
2
TPS793475DBVR
1
4
1
IN
OUT
GND
EN NR/FB
NR/FB
1
2
3
GND
25,33,36,37,39,60,61 SUSB#
CD-L
1
1UF/10V
c0402
R2102
2
2
1
1UF/10V
2
2
10UF/10V
1
1
1
+5V_AUDIO
C2118
4
3
2
Sheet
1
21
of
63
5
4
3
2
1
JP2200
+VAMP
2
GAIN1_MB
SPKL+
11/29
GND_AUDIO
OUT_L_R
2
OUT_L_RC
2
1UF/10V
AMP_RIN
SPKLAMP_LIN
AMP_BP
C2208
2
2
R2217 /
27kOhm
r0402
2
1
C2209
C2210
to pre AMP
11/29
AMP_SHDN#
SPKR+
OUT_R_RC
R2205
0Ohm
2 OUT_R_R
1
1
C2203
1UF/10V
2
OUT_R
2
1
1
1
0.47UF/16V
0.47UF/16V
GND_AUDIO
GND_AUDIO
GND_AUDIO
LINE_INR
2
LINE_INL
1
2
R2219 1 0Ohm
GND_AUDIO GND_AUDIO
2
R2225 1 0Ohm
2
2
1
2
2
JACK_IN#_R
R2229 1 0Ohm
R2231 1 0Ohm
2
2
ER_L1
ER_R1
5
4
2
3
1
2
6
2
1
D
2N7002
1
5
2 B
2
2
3 D
1
C2226
0.1UF/10V
R2235
100KOHM
3 GND
S/PDIF_O
4
Y
NC7SZ08M5
DIGITAL
1
2
3 OPTIC_VCC_EN#
3
2 S
2
10
6
9
100PF/50V
c0402 /
U2203
1 A
VCC
S/PDIF
G
Q2204
11
11
R2234
100KOHM
G
3
1
JACK_IN#
GND_AUDIO GND_AUDIO
GND_AUDIO
A
1
4
2
OPTIC_HP
06/01
C2218
1
2
GND
29
OPTIC_VCC
3
1
3
2
2
EAR_L_Q
C2224
0.1UF/10V
C2225
0.1UF/10V
JACK_IN#
OPTIC_HP
2
2
6
2
S
2
R2233
10KOhm
8
7
C2217
c0402
0.1UF/10V
1SS400
Q2205
SI2301BDS_T1_E3
1
5
C2223
B
+SPDPWR_L
+VAMP
+VAMP
Q2202B
UM6K1N
GND_AUDIO
Q2203A
UM6K1N
L2204
120Ohm/100Mhz
1
2
A6VM SPDIF 021406
Q2202A
UM6K1N
Q2203B
UM6K1N
SE/BTL#_G
2 +SPDPWR
1
GND
SE/BTL#
HP_OFF#5
D2203
OPTIC_VCC
6
WtoB_CON_4P
21
1UF/25V
2 JACK_IN#
GND_AUDIO
L
H
SPDIF
L
L
LINE OUT
H
H
NO CONNECT
Title : AUDIO AMP
GND_AUDIO
1
But when system resume
from S3, pop noise is
behind OP_SD# pull high.
Add a delay circuit to
prevent it.
5
+VAMP
4
R2213
10KOhm
r0402
L2209
120Ohm/100Mhz
GND
OPTIC_HP 1
2
GND_AUDIO
1 SIDE1
2
3
4 SIDE2
EAR_L_QC
1
GND_AUDIO
1
11
12
1
C2221
C2222
c0402
c0402
100PF/50V 100PF/50V
EAR_L
J2202
2
EAR_R_Q
EAR_L
GND_AUDIO
+VAMP
1
2
3
4
SPKL+_CON
SPKL-_CON
2 120Ohm/100Mhz
2 120Ohm/100Mhz
C2214
C2215
/
/
100PF/50V 100PF/50V
c0402
c0402
1
L2207 1
L2208 1
L2200
1
CON12
2
2
SPKL+
SPKL-
Q2201B
UM6K1N
3
1
Q2200B
UM6K1N
1N4148W
GND_AUDIO
ASUSTek COMPUTER INC. NB1
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.1
Date: Monday, March 06, 2006
5
GND
1KOhm/100Mhz
C2219
C2220
c0402
c0402
100PF/50V 100PF/50V
21
C
2
5
1
17,21 ACZ_RST#_AUD
R2227 1 0Ohm
2
1
Q2200A
UM6K1N
EAR_R
2
D2202
2
ER_L2
ER_R2
SPEAKER CONN.
1
6
EAR_R_QC
4
2
6
2
AMP_RST#
1N4148W
11/29
JACK_IN#
SPKR+_CON
SPKR-_CON
2 120Ohm/100Mhz
2 120Ohm/100Mhz
1
EAR_R
L2205 1
L2206 1
Q2201A
UM6K1N
5
1
R2222 1 0Ohm
HEADPHONE & S/PDIF
JACK_IN#
1
SPKR+
SPKR-
HP_OFF 2
3
R2211
10KOhm
r0402
2
1
R2232
100KOhm
r0402
4
2
PHONE_JACK_6P
GND_AUDIO
R2226
10KOhm
r0402
EAR_L_C R2228 1 10Ohm 2
EAR_R_C R2230 1 10Ohm 2
R2210
10KOhm
r0402
1
+3VS
2
DLY_OP_SD#
GND
10
9
NP_NC2
NP_NC1
GND_AUDIO
21
1
+5V
D2201
GND
8
7
5
4
3
6
2
1
+VAMP
Default : H
Jack In : L
GND
U2202B
+12VS
Pop noise can be heard
via headphone when
system boot, restart and
resume from S3. Add
OP_SD# to control the
turn-on timing.
C2212
100PF/50V
c0402 /
GND
1
1
R=32 Ohm for Headphone, so C=68uF
But in order to reduce component type, use
100uF/6.3V(11-041210721), but 100uF is too
big for A3N, so change to 47uF.
R2224
10KOhm
r0402
/
7
GND
U2202A
C2213
0.1UF/10V
c0402
C2211
100PF/50V
c0402 /
2
14
1
R2223
10KOhm
r0402
/
F(highpass) = 1/(2*3.14*R*C)
SN74LV14APWR
VCC
DLY_OP_SD#
4
7
1
OP_SD#_D
SN74LV14APWR
VCC
2
3
R2221
33KOhm
r0402
/
GND
2
1
CE2201
EAR_R_Q 1
EAR_R_C
2
47UF/6.3V c6032
2
+3V
14
1
+3V
8
7
5
4
3
6
2
1
2
1N4148W
R2215
10KOhm
r0402
21 MUTE_POP_AZGPIO#
A
R2218 1 0Ohm
LINE_IN_L
R2220
33KOhm
r0402
/
2
1
1
2
D2200
B
LINE_IN_R
CE2200
EAR_L_Q 1
EAR_L_C
2
47UF/6.3V c6032
GND
U2202C
7
7
5
DLY_OP_SD 4
11/29
R2214
10MOhm
r0402
2
OP_SD#
SN74LV14APWR
VCC
6
GND
U2202D
J2201
21
+
9
GND
U2202E
+3VS
28
GND
+
SN74LV14APWR
VCC
8
7
GND
U2202F
14
SN74LV14APWR
VCC
10
7
SN74LV14APWR
VCC
12
11
14
14
14
11/14
13
GND
21
AUDIO OUT AMP
GND_AUDIO
C
GND
D
PHONE_JACK_6P
LINE IN JACK
GND_AUDIO
+3V
C2207
100PF/50V
c0402 /
GND
r0402
TPA0212PWPRG4
0.47UF/16V
11/29
C2206
100PF/50V
c0402 /
10
9
NP_NC2
NP_NC1
21
R2216
27kOhm
r0402
/
SPKRSE/BTL#
C2205
100PF/50V
c0402 /
2
r0402
1
C2204
2
GND
1
1
21 OUT_L
24
23
22
21
20
19
18
17
16
15
14
13
MIC_R
INTMIC_LE
MIC_L
2 120Ohm/100Mhz
2 120Ohm/100Mhz
2 120Ohm/100Mhz
2
R2206
0Ohm
GND1
GND4
GAIN0
RLINEIN
GAIN1 SHUTDOWN#
LOUT+
ROUT+
LLINEIN
RHPIN
LHPIN
VDD
PVDD1
PVDD2
RIN
HP/LINE#
LOUTROUTLIN
SE/BTL#
BYPASS
PC-BEEP
GND2
GND3
L2201 1
L2202 1
L2203 1
INTMIC_A
EXT_MIC_L
INTMIC_A
EXT_MIC_L
2
U2200
1
2
3
4
5
6
7
8
9
10
11
12
12
23
1
GND_AUDIO
+5VS
GAIN0 GAIN1 SE/BTL# AV(V/V)
0
0
0
-2
0
1
0
-6
1
0
0
-12
1
1
0
-24
X
X
1
-1
2
8
7
5
4
3
6
2
1
2
2
GND_AUDIO
+5VS
R2202
1 0Ohm
R2204
1 0Ohm
1
10KOhm
r0402
/
R2203
0Ohm
r0402
D
+VAMP
8
7
5
4
3
6
2
1
MIC JACK
GND_MIC
2
2
J2200
2
1
GND_AUDIO
1
R2201
C2202
1UF/10V
INTMIC_A:GND_AUDIO
: W/P/X = 12/5/15mils
1
11/29
1
1
1
C2200
0.1UF/10V
c0402
2
C2201
10UF/10V
c0805_h57
2
1
Close to OP
2
SHORTPIN
/
1
+VAMP
2
+5VS
1
AMP_SHDN# 21
1
AMP_SHDN#
4
3
2
Sheet
1
22
of
63
5
4
3
2
1
D
D
R2301
1 100KOhm2 r0402
MIC AMP
R2302
1 100KOhm2 r0402
1
2
2
2
4490_NEG
VREFOUT_MIC_R
1
R2304
270KOhm
r0402_h16
C2304
1UF/10V
2
C2303
10UF/10V
c0805_h57
C
4490_POS
GND_AUDIO
GND_AUDIO
R2305
10KOhm
r0402
+5VMIC
1 EXT_MIC
2
R2303
0Ohm
r0402
/
BO 7
GND 4
2/23/06
NJM2100M
12
2
1
4.7KOhm
r0402
GND_AUDIO
C_1
22 EXT_MIC_L
5 B+ +
6 B- -
L2300
R_MIC
1
2
120Ohm/100Mhz
l0805_h43
C2302
0.1UF/10V
c0402
C
GND_AUDIO
GND_AUDIO
VREF_RC
C2305
1UF/10V
R2306
2/23/06
U2300
3 A+ + VCC 8
1
2 A- - AO
1
C2301
39PF/50V
1
2
2
VREFOUT_MIC
1
21 VREFOUT_MIC
GND_AUDIO
+5V_AUDIO
1
Bias voltage for MIC1 jack
2.5V/3.75Vreference
voltage
EXT_MIC_L
1
2
C2300
0.1UF/10V
c0402
R_1
1
2
R2307
100KOhm
r0402
R_2
EXT_MIC_C
1
2
EXT_MIC_RC
R2308
10KOhm
r0402
1
EXT_MIC
2
EXT_MIC 21
C2306
39PF/50V
B
B
R2300
1
2
0Ohm
r0402
/
High-Pass Filter Cutoff Frequency
Fc = 1 / (2*3.14*C_1*R_2) = 159 Hz
Gain = - R_1 / R_2 = -10
A
A
Title : MIC Pre-AMP
ASUSTek COMPUTER INC. NB1
Size
A4
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.1
Sheet
23
1
of
63
5
4
3
2
1
+3VA_EC
+3VA_EC
1
D
1
D
C2400
2
1UF/10V
2
1UF/10V
C2401
GND
GND
ISA ROM
SST-PLCC32 4Mbits Flash ROM
PN:05-001004100(+3.3V)
+3VA_EC
C
FA18
FA16
FA15
FA12
FA18
FA16
FA15
FA12
PLCC32 Socket PN:
12G04300032F
B
5
6
7
8
9
10
11
12
13
A7
A6
A5
A4/TBL#
A3
A2
A1
A0
DQ0
IC
GNDA
VCCA
GND2
VCC1
SOCK_32P
INIT#/OE#
WE#
RY/BY#
DQ7
DQ1
DQ2
GND1
DQ3
DQ4
DQ5
DQ6
FA7
FA6
FA5/ SHBM
FA4/ PPEN
FA3/ BADDR1
FA2/ BADDR0
FA1
FA0
FD0
FA7
FA6
FA5/ SHBM
FA4/ PPEN
FA3/ BADDR1
FA2/ BADDR0
FA1
FA0
FD0
FWR#
FA17
28
28
C
29
28
27
26
25
24
23
22
21
FA14
FA13
FA8
FA9
FA11
FRD#
FA10
FCS#
FD7
FA14
FA13
FA8
FA9
FA11
FRD#
FA10
FCS#
FD7
28
28
28
28
28
28
28
28
28
14
15
16
17
18
19
20
28
28
28,29
28,29
28,29
28,29
28
28
28
A8
A9
RST#
VPP
VCC2
R/C#/CLK
A10
U2400
FWR#
FA17
4
3
2
1
32
31
30
28
28
28
28
B
28
28
FD1
FD2
FD1
FD2
FD6
FD5
FD4
FD3
GND
FD6
FD5
FD4
FD3
28
28
28
28
A
A
Title :
ASUSTeK COMPUTER INC
Size
A4
4
3
2
Engineer: Jack Wang
Project Name
Rev
A6F
Date: Monday, March 06, 2006
5
ISA ROM
1.0
Sheet
24
1
of
63
5
4
3
2
1
D
D
+3VS
LPC47N217
LPT_PD0 44
SLTC_SLIN#
SLTC_INIT#
SLCT_SLIN# 44
SLCT_INIT# 44
CLK_SIOPCI
2
CLK_SIOPCI
2
2
W=35mil
C
U2501
+VCC_IRED
IRTX
IRRX
R2503
1
2
R2502
2.7KOhm
GND
C2500
10Ohm
0.1UF/16V
/
c0402
/
+3VS_LED_SIR
2
1
1
+3VS
SIOSMI#
SIO_GP11
C2508
C2509
4.7UF/10V 0.1UF/16V
/
c0402
/
GND
GND
GND
GND
1
2
3
4
5
6
7
8
IRED_Anode
IRED_Cathode
Txd
Rxd
NC
VCC1/SD
SC
GND
TFDU4100_TR3
/
GND
GND
INT_SERIRQ
1 SIO_LPCPD#
1N4148W /
2
4
6
8
2
4
6
8
2
4
6
8
W=20mil
1
2
1
1
1
2
33OHM
/
33OHM
33OHM
/
33OHM
/
/33OHM
33OHM
/
/33OHM
33OHM
/
33OHM
/
/33OHM
33OHM
/
/
33OHM
/
2
LPT_PD6
LPT_PD5
LPT_PD4
2
IRTX
IRRX
1
3
5
7
1
3
5
7
1
3
5
7
+3VS
D2500
5
LPT_PD7
2
R2500 10KOhm
1
2
r0402
+3VS
B
LPT_PD0
RN2501A
RN2501B
RN2501C
RN2501D
RN2502A
RN2502B
RN2502C
RN2502D
RN2503A
RN2503B
RN2503C
RN2503D
PCI_RST#
12,18,26,30,33,38 PCI_RST#
21,33,36,37,39,60,61 SUSB#
LPT_PD3 44
LPT_PD2 44
LPT_PD1 44
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
GND
LPT_PD3
LPT_PD2
LPT_PD1
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
1
LPC_AD1
LPC_AD2
LPC_AD3
LPC_FRAME#
LPC_DRQ#0
LPC_AD1
LPC_AD2
LPC_AD3
LPC_FRAME#
LPC_DRQ#0
+3VS
PD3
PD2
PD1
VCC3
PD0
VSS3
nSLCTIN
nINIT
GP23
IRMODE/IRRX3
IRTX2
IRRX2
GP14/IRQIN2
GP13/IRQIN1
GP12/IO_SMI#
GP11/SYSOPT
nRTS1
nCTS1
nDTR1
nRI1
nDCD1
IO_PME#
VTR
VSS1
CLOCKI
LAD0
VCC1
LAD1
LAD2
LAD3
LFRAME#
LDRQ#
W=35mil
+3VS
GND
2
17,28,38,41
17,28,38,41
17,28,38,41
17,28,38,41
17,19
CLK_14_SIO
LPC_AD0
Super I/O
1
5 CLK_14_SIO
17,28,38,41 LPC_AD0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
C2506
10UF/10V
c0805_h57
GND
2
R2501 /
4.7KOhm
1
2
+3VS
SER_RTSA#
SER_CTSA#
SER_DTRA#
SER_RIA#
SER_DCDA#
SIO_PME#
44
44
44
44
44
C2507
5PF/50V
c0402 /
INT_SERIRQ 19,28,30,38
+3VS
B
+3VS
R2504
4.7KOhm
r0402
GND
1
T2505
1
1
LPT_SLCT
LPT_PD7
LPT_PD6
LPT_PD5
LPT_PD4
2
T2506
T2507
1
T2508
1
18,19,30,33,38 PCI_PME#
T2504
1
nDSR1
TXD1
RXD1
nSTROBE
nALF
nERROR
nACK
BUSY
PE
SLCT
VCC4
PD7
VSS4
PD6
PD5
PD4
U2500
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
SER_RXDA
SER_TXDA
SER_DSRA#
1
PCI_RESET#
LPCPD#
CLKRUN#
PCI_CLK
SER_IRQ
VSS2
GP40
GP41
GP42
VCC2
GP43
GP44
GP45
GP46
GP47
GP10
T2501
T2502
1
T2503
1
Layout Note:
Close to Super I/O
Pin 7
SLTC_STB#
SLTC_AFD#
SLTC_ERROR#
SLTC_ACK#
SLTC_BUSY
SLTC_PE
LPT_SLCT
C2501
0.1UF/10V
c0402
GND
C
C2502
C2503
C2504
C2505
c0402
c0402
c0402
c0402
0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V
+3VS
44
SLCT_PE
44
SLCT_BUSY
44
SLCT_ACK#
44 SLCT_ERROR#
44
SLCT_AFD#
44
SLCT_STB#
2
1
+3VS
1
1
Close to Super I/O
1
Q2500
2N7002
D
2
3
2 S
1
G
SIOSMI#
3
SIO_SMI#
SIO_SMI# 19
A
A
Title : SUPER I/O
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.1
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
25
of
63
5
4
3
2
1
+3V
+3VS
WAKE_G
1 B
CON13
Reserved/UIM_C8
GND8
Reserved/UIM_C4W_DISABLE#
GND3
PERST#
PERn0
+3.3Vaux
PERp0
GND9
GND4
1.5V_2
GND5
SMB_CLK
PETn0
SMB_DATA
PETp0
GND10
GND6
USB_DReserved3
USB_D+
Reserved4
GND11
Reserved5
LED_WWAN#
Reserved6
LED_WLAN#
Reserved7
LED_WPAN#
Reserved8
1.5V_3
Reserved9
GND12
Reserved10
3.3V_2
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
53
54
GND13
GND14
56
55
3
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
+3V
3
1
C2601
0.1UF/10V
c0402
2
R2604
0Ohm
D
11
12,19,38 WLAN_ON#
Q2600
2N7002
G
2 S
2
2
4
6
8
10
12
14
16
1
3.3V_1
GND7
1.5V_1
UIM_PWR
UIM_DATA
UIM_CLK
UIM_RESET
UIM_VPP
D
MC_WL_N/F#
SB_WAKE# 19
2
CLK_PCIE_MINICARD#
CLK_PCIE_MINICARD
5 CLK_PCIE_MINICARD#
5 CLK_PCIE_MINICARD
WAKE#
Reserved1
Reserved2
CLKREQ#
GND1
REFCLKREFCLK+
GND2
Q2601
PMBS3904
/
3
C
CLKREQ#
1
3
5
7
9
11
13
15
E
2
5
MINI_WAKE#
BT_DATA
BT_CHCLK
CLKREQ#
MINI_WAKE#
2
Open Drain
R2611
10KOhm
r0402
2
R2602
8.2KOhm
/
+3VS
D
R2603
10KOhm
r0402
/
PCIE Wake
system
function
2
1
+1.5VS
1
R2601
8.2KOhm
/
+3V
2
MINI PCIEX CONNECTOR
1
1
36,39,61 SUSC#
GND
CON14
1
5
3
C
SIDE1
SIDE2
NP_NC1 NP_NC2
SIDE3
SIDE4
2
6
4
MC_LED#
1
T2600
C2604
10UF/10V
c0805_h57
C2605
c0402
0.1UF/10V
+3VS
C2606
c0402
0.1UF/10V
C2607
c0402
0.01UF/50V
2
USB_PN7_B 18
USB_PP7_B 18
1
SMB_CLK_S 5,14,15,19
SMB_DAT_S 5,14,15,19
1
R2600
+1.5VS
0Ohm /
1
1
0Ohm /
2
18 PCIE_TXN2_MINICARD
18 PCIE_TXP2_MINICARD
R2605
MC_CLK 2
MC_DATA 2
1
2 PER+
0.1UF/10V
C2603 c0402
2
1
PCI_RST# 12,18,25,30,33,38
1
18 PCIE_RXP2_MINICARD
GND
MC_WL_N/F#
2
18 PCIE_RXN2_MINICARD
C2602 0.1UF/10V
1
2 PER-
+3V : 1000 mA(peak)
+1.5V: 500mA(peak)
+3VSUS: 330mA(peak)
GND
C
1
C2609
C2610
c0402
c0402
0.1UF/10V 0.1UF/10V
C2611
c0402
0.01UF/50V
C2612
c0402
0.01UF/50V
2
1
10UF/6.3V
2
12G030000523
2
C2608
GND
1
MINI_CARD_LATCH_52P
GND
2
NP_NC2
NP_NC1
1
GND
2
12G162200040
1219
1
MINI_PCI_LATCH_4P
GND
1219
Check O/D output
or push pull
R2606
18
0Ohm
r0402
USB_PN5_B
R2608
1
GND
BT_USB_PP5
4
3
USB_PP5_B
2
18
2
L2600
1
1
200Ohm/100MHz
BT_USB_PN5
N/A
BLUETOOTH CONNECTOR
2
0Ohm
r0402
B
B
R2607
0Ohm
1
C2616
c0402
0.1UF/10V
Signal directionCLK: BT -> WLAN;
DATA: WLAN -> BT
BT
BT_ON 3.3V at
GPIO38
BT
COEX_CLK_BT
1
CON15
10
9
A
SIDE2 8
SIDE1 7
6
5
4
3
2
1
COEX_DATA_BT
COEX_CLK_BT
BT_LED_CON
BT_USB_PN5
BT_USB_PP5
BT_ON
BT_CHCLK 38
WLAN
1
2
BT_DATA
r0402
BT_DATA 38
WLAN
R2610
100KOhm
/
2
GND
8
7
6
5
4
3
2
1
BT_CHCLK
R2609
0Ohm
COEX_DATA_BT
BT Module has no leakage, so
discard PMOS block circuits
A6VM
2
r0402
1
2
C2615
c0402
1UF/10V
2
1
+3V
T2601
1
BT_ON
+3V
A
WtoB_CON_8P
BT Connector 021406
Title :MINI PCIEX (TV) & BT Conn
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.1
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
26
of
63
4
3
CD-ROM
2
CON4
D
CD_L_A
CD_GND_A
IDE_RST#
IDE_PDD7
IDE_PDD6
IDE_PDD5
IDE_PDD4
IDE_PDD3
IDE_PDD2
IDE_PDD1
IDE_PDD0
CD_L_A
CD_GND_A
+3VS
R2703
4.7KOhm
1
2
IDE_PIORDY
R2704
8.2KOhm
1
2
INT_IRQ14
R2705 /
10KOhm
1
2
IDE_DIAG
2
IDE_PDASP#
2
IDE_IOCS16#
2
IDE_IOCS16_2#
R2706
10KOhm
C
1
R2700 /
10KOhm
ODD_CSEL
CON16
2
BtoB_CON_50P
CD_R_A
2
CD_GND_A
4
IDE_PDD8
6
IDE_PDD9
8
IDE_PDD10
10
IDE_PDD11
12
IDE_PDD12
14
IDE_PDD13
16
IDE_PDD14
18
IDE_PDD15
20
IDE_PDDREQ
22
IDE_PDIOR#
24
26
IDE_PDDACK#
28
IDE_IOCS16_2#
30
IDE_DIAG
32
IDE_PDA2
34
IDE_PDCS3#
36
38
40
42
+5VS
44
46
CE2701
48
10UF/10V
50
c1206
52
54
GND
P_GND2
1
NP_NC2
R2707 /
10KOhm
CD_R_A
2
IDE_RST#
IDE_PDD7
IDE_PDD8
IDE_PDD6
IDE_PDD9
IDE_PDD5
IDE_PDD10
IDE_PDD4
IDE_PDD11
IDE_PDD3
IDE_PDD12
IDE_PDD2
IDE_PDD13
IDE_PDD1
IDE_PDD14
IDE_PDD0
IDE_PDD15
21
IDE_PDIOR#
17 IDE_PDIOR#
IDE_PIORDY
HDD_CSEL
IDE_PDDACK#
17 IDE_PIORDY
17 IDE_PDDACK#
INT_IRQ14
IDE_IOCS16#
IDE_PDA1
IDE_DIAG
IDE_PDA0
IDE_PDA2
IDE_PDCS1#
IDE_PDCS3#
IDE_PDASP#
17 INT_IRQ14
GND
GND
17 IDE_PDA1
17
17
17
17
37
IDE_DIAG
10KOhm
IDE_PDA0
IDE_PDA2
IDE_PDCS1#
IDE_PDCS3#
IDE_PDASP#
+5VS
2
1
ODD_CSEL
7,18,19,28 PLT_RST#
1
Q2700B
UM6K1N
5
2
R2713 /
470Ohm
D
GND
C
GND2
NP_NC2
NP_NC4
50
46
48
B
GND
HDD
IDE_RST#
D2700
1
2 EC_IDE_RST#
EC_IDE_RST# 28
1N4148W
sod123
GND
A
Title : HDD & CDROM
GND
GND
ASUSTeK COMPUTER INC
Size
A4
4
3
2
Engineer: Jack Wang
Project Name
Rev
A6F
Date: Monday, March 06, 2006
5
47
45
49
4
A
1
3
2
GND
Q2700A
UM6K1N
IDE_RST#_G 2
R2712
470Ohm
NP_NC3
NP_NC1
GND1
6
2
ODD_CSEL:
Pull-Up CDROM as Slave
Pull-Down CDROM as Master
2
R2711
10KOhm
r0402
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
R2710
10KOhm
r0402
1
1
HDD_CSEL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
HDD_CON_44P
GND
1
R2709
470Ohm
2
+5VS
CE2700
10UF/10V
c1206
1
+5VS
HDD_CSEL:
Pull-Down HDD as Master
+5VS
IDE_PDIOW#
17 IDE_PDIOW#
GND
B
IDE_PDDREQ
17 IDE_PDDREQ
R2708
1
1
17 IDE_PDD[15:0]
2
1
+5VS
R2702
10KOhm
r0402
1
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
IDE_PDIOW#
IDE_PIORDY
INT_IRQ14
IDE_PDA1
IDE_PDA0
IDE_PDCS1#
IDE_PDASP#
+5VS
2
1
21
21
P_GND1
1
NP_NC1
R2701
10KOhm
r0402
51
53
5
1.0
Sheet
27
1
of
63
5
4
C2815
+3VA_EC
1
99
100
101
102
FAN0_DA
EC_DAC1
INVTER_DA
BATSEL_2P#
32
33
36
37
38
39
40
43
BRIGHT_PWM
FAN_PWM
EC_GPA2
EC_GPA3
CHG_LED_UP#
PWR_LED_UP#
EC_GPA6
LCD_BACKOFF#
RXD/GPB0
TXD/GPB1
GPB2
RING#/PWRFAIL#/LPCRST#/GPB7
153
154
162
165
NUM_LED
CAP_LED
SCRL_LED
THRO_CPU
CLKOUT/GPC0
GPC3
TMRI0/WUI2/GPC4
GPC5
TMRI1/WUI3/GPC6
CK32KOUT/GPC7
47
171
172
175
176
1
DJ_LED#
EMAIL_LED#
ACIN_OC#
OP_SD#
BAT_IN_OC#
EC_IDE_RST#
RI1#/WUI0/GPD0
RI2#/WUI1/GPD1
GPD4
GINT/GPD5
TACH0/GPD6
TACH1/GPD7
26
29
41
42
62
63
PM_SUSB#
PM_SUSC#
PR_IN#_EC
EC_GPD5
FAN0_TACH
EC_GPD7
ADC4/GPE0
ADC5/GPE1
ADC6/GPE2
ADC7/GPE3
PWRSW/GPE4
WUI5/GPE5
LPCPD#/WUI6/GPE6
CLKRUN#/WUI7/GPE7
87
88
89
90
2
44
24
25
EMAIL#
INTERNET#
MARATHON#
DISTP#
PWRSW#_EC
EC_GPE5
LID_EC#
EC_GPE7
PS2CLK2/GPF4
PS2DAT2/GPF5
PS2CLK3/GPF6
PS2DAT3/GPF7
116
117
118
119
TPAD_CLK
TPAD_DAT
PWRLMT#
DJ_SW#
FA20/GPG4
FA21/GPG5
LPC80HL/GPG6
LPC80LL/GPG7
3
4
27
28
THRM_CPU#
EC_GPG5
PMTHERM#
AC_APR_UC#
GPH0
GPH1
GPH2
GPH3
GPH4
GPH5
GPH6
GPH7
48
54
55
69
70
75
76
105
EC_GPH0
R2812 1 100Ohm 2
VSUS_GD#
VSUS_GD# 39
IMVPOK#
IMVPOK# 39
PM_PWRBTN#
PM_PWRBTN# 19
SUSC_EC#
SUSC_EC# 39
SUSB_EC#
SUSB_EC# 39
CPU_VRON
CPU_VRON 50
PM_RSMRST#
PM_RSMRST# 19
GPI0
GPI1
GPI2
GPI3
GPI4
GPI5
GPI6
148
149
152
155
156
168
174
EC_GPI0
R2813 1 0Ohm 2
WATCHDOG#
EC_GPI2
1
CHG_EN#
T2818
CHG_EN# 57
PRECHG
PRECHG 57
BAT_LL#
BAT_LL# 19
BAT_LEARN
BAT_LEARN 57
110
111
114
115
PS2CLK0/GPF0
PS2DAT0/GPF1
PS2CLK1/GPF2
PS2DAT1/GPF3
2
1
1
SIDE
1
CHG_LED_UP# 37
PWR_LED_UP# 37
T2807
BAT_IN_OC#
R2801 1 10KOhm 2
r0402
ACIN_OC#
R2802 1 10KOhm 2
r0402
SMCLK_BAT
R2803 1 4.7KOhm2
r0402
SMDATA_BAT
R2804 1 4.7KOhm2
r0402
R2805 1 10KOhm 2
DJ_SW#
r0402
LID_EC#
RN2805C 5
10KOhm 6
LCD_BACKOFF# 12
NUM_LED 37
CAP_LED 37
SCRL_LED 37
T2800
DJ_LED# 37
EMAIL_LED# 37
ACIN_OC# 59
OP_SD# 22
BAT_IN_OC# 59
EC_IDE_RST# 27
+3VSUS
PWRLMT#
R2822 2 100KOhm1
r0402
R2815 /
10MOhm
JP2800
1
1
2
+3VA_EC
GND
2
Cload=12.5PF
GND
2
R2817
2
1
KSI2
KSI1
KSO10
KSI0
KSO11
KSO12
KSO13
KSO14
KSO15
KB_ID0
KB_ID1
GND
R2808
SUSB_EC#
T2832
1
no define
T2808
1
FAN0_TACH 4
T2809
SUSC_EC#
2
PM_SUSB#
1
1
EMAIL#
37
INTERNET# 37
MARATHON# 37
DISTP#
37
PWRSW#_EC 37
T2811
1
T2812
+3VA_EC
1 100KOhm
r0402
2
1
R2809
2
1
2
C2806
0.1UF/10V
10KOhm 4
GND
C2800
0.1UF/10V
GND
2
3
2
R2810
1 0Ohm
+3VACC
C2805
10UF/10V
10KOhm 2
RN2805B
PM_SUSC#
+3VPLL
R2800
1 0Ohm
1
1 100KOhm
r0402
RN2805A
GND
GND
+3VA_EC
D2801
PWRLMT# 57
DJ_SW# 37
1
2
OVER_TEMP# 4
1
PM_THERM# 19
3
THRM_CPU# 4
B
RB715F
T2814
D2803
1N4148W
/
1
2
RN2805D
LID_EC#
10KOhm
VSUS_ON 4,51
AC_APR_UC#
D
D2802
1N4148W
/
ICH7_PWROK 7,19
R2820
1 0Ohm
r0402
3
LID_SW#
2
AC_APR_UC 57,59
G
GND
+3VA_EC
U2801
EC_RST_SW#
37 EC_RST_SW#
C2807
EC_AGND
EC_XOUT
R2821
1 0Ohm
/
51,60 FORCE_OFF#
5
4
1UF/10V
2
CD OUT
VDD
NC GND
1
2
3
EC_RST#
C2808
RN5VD30CA
0.1UF/10V
1 KB_SCI#
2
KB_SCI#
1205
5
3
7
1
10KOhm
10KOhm
10KOhm
10KOhm
6
4
8
2
RN2804C
RN2804B
RN2804D
RN2804A
EMAIL#
INTERNET#
DISTP#
MARATHON#
1
1
1
1
2
2
2
2
C2810
C2811
C2812
C2813
3
0.1UF/10V
0.1UF/10V
0.1UF/10V
0.1UF/10V
THRO_CPU
19
GND
tD = 0.69*10^6*CD ps = 6.9 ms
Q2801
2N7002
11
G
Layout Note:
Close to Switch
D
2 S
Title :
ASUSTek COMPUTER INC
Size
A3
2
EC IT8510TE
Engineer: Jack Wang
Project Name
Rev
A6F
1.1
Date: Monday, March 06, 2006
3
A
GND
Change threshold = 2.9V
H_PROCHOT_S# 2
GND
4
2
GND
R2818
ECSCI#
12
Q2800
2N7002
11
S 2
watchdog
IT8510TE
2
R2816
0Ohm
C
FPC_CON_28P
0Ohm
5
KSI3
KSO9
R2806 1 10KOhm 2
EXTSMI#
r0402
R2807 1 10KOhm 2
PM_PWRBTN#
r0402
EC_AGND
1
1MM_OPEN_5MIL
2
KSI4
KSO3
KSO4
KSO5
KSO6
KSO7
KSO8
2
ADC
DAC
17
35
46
122
137
159
167
8
11
12
20
21
85
86
91
92
97
98
106
107
108
109
1
1
1
+3VA_EC
CLK32
0Ohm
GND
A6 Keyboard
021206
KSO0
KSO1
KSO2
GND
+3VA
GND
32.768KHZ
C2814 1
12PF/50V
A20GATE
RCIN#
KB_ID0
KB_ID1
2
4
6
8
+3VA_EC
BRIGHT_PWM 12
T2820
T2806
T2819
PM_SUSB# 19
PM_SUSC# 19
8.2KOHM
8.2KOHM
8.2KOHM
8.2KOHM
3
2
RN2803A1
RN2803B3
RN2803C5
RN2803D7
EC_XIN
2
1
GND
3
TPAD_CLK 37
TPAD_DAT 37
+3VS
2
C2809 1
12PF/50V
X2800
A
TPAD_CLK
TPAD_DAT
SMB1_CLK
SMB1_DAT
2
4
6
8
29
INVTER_DA 12
BATSEL_2P# 57
1
4.7KOHM
4.7KOHM
4.7KOHM
4.7KOHM
1
EXT_PS2_CLK
EXT_PS2_DAT
PS2CLK1
PS2DAT1
FAN0_DA 4
T2803
RN2802A1
RN2802B3
RN2802C5
RN2802D7
to Thermal
KSI7
KSI6
KSI5
2
CK32K
CK32KE
PS/2
158
160
1
D
30
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
29
SIDE2
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
SIDE1
8
KSI0/STB#
KSI1/AFD#
KSI2/INIT#
KSI3/SLIN#
KSI4
KSI5
KSI6
KSI7
KSO0/PD0
KSO1/PD1
KSO2/PD2
KSO3/PD3
KSO4/PD4
KSO5/PD5
KSO6/PD6
KSO7/PD7
KSO8/ACK#
KSO9/BUSY
KSO10/PE
KSO11/ERR#
KSO12/SLCT
KSO13
KSO14
KSO15
EC_XIN
EC_XOUT
close to EC
SMBus
PWM0/GPA0
PWM1/GPA1
PWM2/GPA2
PWM3/GPA3
PWM4/GPA4
PWM5/GPA5
PWM6/GPA6
PWM7/GPA7
1
AC_AD
T2802
CON17
+3VS
to Battery
7
FRD#
FWR#
FCS#
FD0
FD1
FD2
FD3
FD4
FD5
FD6
FD7
FA0
FA1
FA2/BADDR0
FA3/BADDR1
FA4/PPEN
FA5/SHBM
FA6
FA7
FA8
FA9
FA10
FA11
FA12
FA13
FA14
FA15
FA16/GPG0
FA17/GPG1
FA18/GPG2
FA19/GPG3
1
BAT0_AD 29
T2801
EXT_PS2_CLK
EXT_PS2_DAT
PS2CLK1
PS2DAT1
2
4
6
8
3
95
16
161
DAC0
DAC1
DAC2
DAC3
AVCC
BAT0_AD
EC_ADC1
AC_AD
EC_ADC3
KB_ID0
KB_ID1
NC1
NC2
NC3
NC4
NC5
NC6
NC7
NC8
NC9
NC10
NC11
NC12
NC13
NC14
NC15
B
81
82
83
84
93
94
KBMX
37 KSO1
ADC0
ADC1
ADC2
ADC3
ADC8
ADC9
SMCLK_BAT 40
SMDATA_BAT 40
SMB1_CLK 4
SMB1_DAT 4
8.2KOHM
8.2KOHM
8.2KOHM
8.2KOHM
2
KSI2
KSI3
KSI4
KSI5
71
72
73
74
77
78
79
80
49
50
51
52
53
56
57
58
59
60
61
64
65
66
67
68
SMCLK_BAT
SMDATA_BAT
SMB1_CLK
SMB1_DAT
AVSS
37
37
37
37
KSI0
KSI1
KSI2
KSI3
KSI4
KSI5
KSI6
KSI7
KSO0
KSO1
KSO2
KSO3
KSO4
KSO5
KSO6
KSO7
KSO8
KSO9
KSO10
KSO11
KSO12
KSO13
KSO14
KSO15
163
164
169
170
96
T2810
GND
GPIO
FRD#
FWR#
FCS#
FD0
FD1
FD2
FD3
FD4
FD5
FD6
FD7
FA0
FA1
FA2/ BADDR0
FA3/ BADDR1
FA4/ PPEN
FA5/ SHBM
FA6
FA7
FA8
FA9
FA10
FA11
FA12
FA13
FA14
FA15
FA16
FA17
FA18
RN2801A1
RN2801B3
RN2801C5
RN2801D7
SMCLK0/GPB3
SMDAT0/GPB4
SMCLK1/GPC1
SMDAT1/GPC2
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
T2804
24
24
24
24
24
24
24
24
24
24
24
24
24
24,29
24,29
24,29
24,29
24
24
24
24
24
24
24
24
24
24
24
24
24
VCC
150
151
173
138
139
140
141
144
145
146
147
124
125
126
127
128
131
132
133
143
142
135
134
130
129
121
120
113
112
104
103
1
FLASH ROM
FRD#
FWR#
FCS#
FD0
FD1
FD2
FD3
FD4
FD5
FD6
FD7
FA0
FA1
FA2/ BADDR0
FA3/ BADDR1
FA4/ PPEN
FA5/ SHBM
FA6
FA7
FA8
FA9
FA10
FA11
FA12
FA13
FA14
FA15
FA16
FA17
FA18
1 FA19
17 A20GATE
17 RCIN#
LAD0
LAD1
LAD2
LAD3
LPCCLK
LFRAME#
LPCRST#/WUI4/GPD2
SERIRQ
ECSMI#
ECSCI#/GPD3
GA20/GPB5
KBRST#/GPB6
WRST#
PWUREQ#
LPC
15
14
13
10
18
9
30
7
22
31
5
6
19
23
VSTBY1
VSTBY2
VSTBY3
VSTBY4
VSTBY_PLL
VSTBY5
U2800
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
CLK_ECPCI
LPC_FRAME#
PLT_RST#
INT_SERIRQ
EXTSMI#
ECSCI#
A20GATE
RCIN#
EC_RST#
PWUREQ#
VBAT
34
45
123
136
157
166
GND
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
CLK_ECPCI
LPC_FRAME#
PLT_RST#
INT_SERIRQ
EXTSMI#
TYPE JP UK US
KID0 H H L
KID1 L H L
+5VS
/
2
GND
17,25,38,41
17,25,38,41
17,25,38,41
17,25,38,41
5
17,25,38,41
7,18,19,27
19,25,30,38
19
+3VACC
2
0.1UF/10V 0.1UF/10V
2
2
10UF/10V
+3VS
10PF/50V
0.1UF/10V
1
C2804
1
C2801
1
C2803
+3VPLL
2
1
1
1
1
C2802
C
1
+3VS
CLK_ECPCI
D
2
2
+3VA_EC
3
Sheet
1
28
of
63
5
4
EC Hardware Strap
3
2
Strap value sampled after
VSTBY power up reset
EC ADC
D
+3VA_EC
D
Battery
+3VA_EC
BAT
+3VACC
16.8V
2
R2903 /
18KOhm
r0402_h16
Ext 10K up on BADDR0:
GND
Ext 10K up on BADDR1:
2
D2902 /
1N4148W
C2900 /
0.1UF/10V
c0402
2
The register pair to access PNPCFG is
002Eh and 002Fh.
The register pair to access PNPCFG is
004Eh and 004Fh.
The register pair to access PNPCFG is
determined by EC domain registers
SWCBALR and SWCBAHR.
BAT0_AD 28
1
R2907 /
3.92KOhm
C
1
2
2
GND
1KOhm
BADDR[1:0]
No pull up:
2
1
BAT0_R_AD 1
1
R2906 /
10KOhm
r0402
2
R2905
10KOhm
r0402
D2901 /
1N4148W
R2904 /
FA3/ BADDR1 24,28
2
FA3/ BADDR1
1
1
FA2/ BADDR0 24,28
2
R2902
10KOhm
r0402
FA2/ BADDR0
2
1
1
1
PNPCFG base address set by
SWCBAHR/SWCBALR
R2901 /
10KOhm
r0402
C
1
GND
Adaptor
A/D_DOCK_IN
R2908 /
20KOhm
1
B
FA4/ PPEN 24,28
No pull up: Disable shared memory
with host BIOS
Ext 10K up: Enable shared memory
with host BIOS
GND
2
1KOhm
R2911 /
3.74KOhm
AC_AD
28
C2901 /
0.1UF/10V
c0402
2.99V
PPEN
No pull up: Normal
Ext 10K up: KBS interface pins are switched
to parallel port interface for
in-system programming.
1
2
D2900 /
1N4148W
2
SHBM
1
1
3V
1
2
FA4/ PPEN
R2913
10KOhm
r0402
2
2
R2912 /
10KOhm
r0402
GND
AC_R_AD
1
FA5/ SHBM 24,28
B
R2910 /
1
FA5/ SHBM
2
R2900 /
10KOhm
r0402
1
2
R2909
10KOhm
r0402
D2903 /
1N4148W
2
1
Share Memory
2
+3VA_EC
1
+3VA_EC
+3VACC
19V
GND
A
A
Title : EC IT8510TE(2/2)
ASUSTek COMPUTER INC
Size
A4
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.0
Sheet
29
1
of
63
5
4
3
2
GND
GND
C3007
C3008
1
C3006
2
C3005
1
C3004
2
2
1
D
+3V
D1
NC3
E1
NC4
8mA
1
71mA
VCC_RIN_CB
NC2
CADR25
CADR24
CADR23
CADR22
CADR21
CADR20
CADR19
CADR18
CADR17
CADR16
CADR15
CADR14
CADR13
CADR12
CADR11
CADR10
CADR9
CADR8
CADR7
CADR6
CADR5
CADR4
CADR3
CADR2
CADR1
CADR0
C3009
C3010
U3000B
C3013
C3015
VCC_PCI3V_1
VCC_PCI3V_2
VCC_PCI3V_3
VCC_3V_1
VCC_3V_3
VCC_3V_4
C2
NC5
D2
NC6
E2
NC7
E4
NC8
2
F5
J19
K19
2
W3
R11
R12
1
10UF/10V 0.1UF/10V 1000PF/50V 1000PF/50V
2
1
1
C3014
2
C3012
1
1
GND
2
2
10UF/10V 0.1UF/10V 0.1UF/10V
+3V
GND
R3000
Open Drain :
PME#,
SERR#,
INTn#
18,33,38 PCI_PAR
B
18,33,38 PCI_C/BE#[3:0]
18,19 PCI_REQ#1
18
PCI_GNT#1
18,19,33,38 PCI_FRAME#
18,19,33,38 PCI_IRDY#
18,19,33,38 PCI_TRDY#
18,19,33,38 PCI_DEVSEL#
18,19,33,38 PCI_STOP#
18,19,33,38 PCI_PERR#
18,19,33,38 PCI_SERR#
M4
M5
V3
V4
W4
T5
V5
W5
T6
REQ#
GNT#
FRAME#
IRDY#
TRDY#
DEVSEL#
STOP#
PERR#
SERR#
12,18,25,26,33,38 PCI_RST#
5
CLK_CBPCI
G2
L4
K1
GBRST#
PCIRST#
PCICLK
19,33,38 PM_CLKRUN#
18,19,25,33,38 PCI_PME#
L5
G4
CLKRUN#
RI_OUT#/PME#
2
L.C.A
A
VCC_3V POWER :
PME#, SPKROUT, RI_OUT#
HWSUSP#, GBRST#, IRQn
CCD1#, CCD2#, VS1# , VS2#
TEST, VCC5EN#, VCC3EN#
VPPEN0, VPPEN1, SD/MS I/F
VCCPCI POWER :
PCI BUS
5PF/50V
/
GND
HWSPND#
SPKROUT
C3022 2
1 100KOhm
1 0.1UF/10V
F4
F2
F1
2
1
+3V
R3004
10KOhm
T3000
1
CB_MDIO19
E8
MDIO19
T3001
1
CB_MDIO18
D8
MDIO18
T3002
T3003
T3004
T3005
1
1
1
1
CB_MDIO17
CB_MDIO16
CB_MDIO15
CB_MDIO14
SD/MS/XDDAT3
SD/MS/XDDAT2
SD/MS/XDDAT1
SD/MS/XDDAT0
B8
A8
E7
D7
B7
A7
E6
D6
MDIO17
MDIO16
MDIO15
MDIO14
MDIO13
MDIO12
MDIO11
MDIO10
CB_HWSUSP#
SPKR_CB
SPKR_CB 21
2 100KOhm
UDIO5
G1
CB_UDIO5
UDIO4
H5
1394_SDA
UDIO3
H4
1394_SCL
UDIO2
H2
CB_UDIO2
1
T3007
UDIO1
H1
CB_UDIO1
1
T3008
UDIO0/SRIRQ#
J4
INT_SERIRQ
GND
1
32
32
32
32
T3006
1394_SDA 32
SHIELD GND
1394_SCL 32
SD/MS/XDDAT3
SD/MS/XDDAT2
SD/MS/XDDAT1
SD/MS/XDDAT0
INTA#
J2
32 SDCMD_MSBS_XDWE#
INTB#
PCI_INTC#
INTC#
K2
PCI_INTD#
NC1
1 MDIO09 B6
22Ohm
A6
SHIELD GND R3007 2 0Ohm
T3009
INT_SERIRQ 19,25,28,38
GND
1
1
32 SD/MS/XDPWR
PCI_INTB#
K4
L.C.A
2
R3006
32 SD/MSCLK_XDRE#
T3010
PCI_INTB# 18,19
32 SDWP_XDR/B#
PCI_INTC# 18,19
T3013
PCI_INTD# 18,19
L2
RICOH R5C841 :
32
MSCD#
32
SDCD#
1
1 MDIO07 D5
CB_MDIO6
B5
MDIO09
CDATA15
CDATA14
CDATA13
CDATA12
CDATA11
CDATA10
CDATA9
CDATA8
CDATA7
CDATA6
CDATA5
CDATA4
CDATA3
CDATA2
CDATA1
CDATA0
U18
W18
V17
V16
V15
B19
C18
D18
W17
W16
W15
T15
R14
C19
D19
E19
AD8/D15
RFU/D14
AD6/D13
AD4/D12
AD2/D11
AD31/D10
AD30/D9
AD28/D8
AD7/D7
AD5/D6
AD3/D5
AD1/D4
AD0/D3
RFU/D2
AD29/D1
AD27/D0
OE#
WE#
CE2#
CE1#
REG#
RESET
WAIT#
WP/IOIS16#
RDY/IREQ#
BVD2
BVD1
VS2#
VS1#
CD2#
CD1#
INPACK#
T19
M15
T18
V19
F16
H19
G16
A18
M18
F19
E18
H16
R16
D15
T14
G19
AD11/OE# 31
CGNT#/WE# 31
AD10/CE2# 31
CBE0#/CE1# 31
CBE3#/REG# 31
IORD#
IOWR#
P18
P19
+3V ==> CB_GBRST#
1ms < T < 100ms
+3V
GND
MDIO00-->
MDIO01-->
MDIO02-->
MDIO03-->
MDIO04-->
MDIO05-->
MDIO06-->
MDIO07-->
MDIO08-->
MDIO09-->
MDIO10-->
MDIO11-->
MDIO12-->
MDIO13-->
MDIO14-->
MDIO15-->
MDIO16-->
MDIO17-->
MDIO18-->
MDIO19-->
31
31,41
31
31
31
31
31
31
31
31
31
31
31
31,41
31
31
C
C3019
0.01UF/16V
1
CSERR#/WAIT# 31,41
CCLKRUN#/IOIS16# 31,41
CINT#/IREQ# 31
CAUDIO/SPKR_IN#/BVD2 31,41
CSTSCHG/STSCHG#/BVD1 31,41
CVS2
31
CVS1
31
CCD2#
31
CCD1#
31,41
CREQ#/INPACK# 31
MDIO07
MDIO06
CB_MDIO5
A5
MDIO05
SD/MS/XDPWR
B4
MDIO04
SDWP_XDR/B#
B3
MDIO03
CB_MDIO2
A3
MDIO02
MSCD#
A2
MDIO01
SDCD#
B1
MDIO00
AD13/IORD# 31
AD15/IOWR# 31
B
90 ohm
USBDP
USBDM
V14
W14
CB_USBDP 1
CB_USBDM 1
T3011
T3012
+3V
2
R3008
VPPEN1
VPPEN0
VCC3EN#
VCC5EN#
W13
V13
T13
R13
1
100KOhm
+VCCCB
AVPP1
31
AVPP0
31
VCC3_EN# 31
VCC5_EN# 31
R3009
100KOhm
/
R5C841-CSP208Q
4
3
CCLKRUN#/IOIS16#
CB_HWSUSP#
D3000
1N4148W
1
2
GND
UDIO03 H : Enable SD
UDIO04 H : Enable MS
VPPEN0 H : Enable XD
CB_SD#
GBRST# POWER SEQ
+3V ==> (GBRST#/CB_HWSUSP#) ==>PCIRST#
Title : RICOH R5C841
H/W SUSPEND# POWER SEQ :
ASUSTeK COMPUTER INC
SUSPEND : CB_HWSUSP# LO=> PCIRST# LO=> +3VS OFF Size
Project Name
RESUME : +3VS ON => PCIRST# HI=> CB_HWSUSP# HI
Custom
A6F
2
A
19
Engineer: Jack Wang
Rev
1.0
Date: Monday, March 06, 2006
5
GND
CRST#/RESET 31
R3010
100KOhm
/
SD Card Detect
MS Card Detect
XD Card Enable
SD Write Protect XD Card Ready/Busy#
SD/MS/XD Card Power0 Control
XD Card Write Protect
SD/MSXD LED
SD/MS External Clock
SD Command/MS Bus State /XD Card Write Enable
SD/MS Clock /XD Card Read Enable
SD/MS/XD Data 0
SD/MS/XD Data 1
SD/MS/XD Data 2
SD/MS/XD Data 3
XD Data 4
XD Data 5
XD Data 6
XD Data 7
XD Card Command Latch
XD Card Address Latch
2
MDIO08
INT A#--> CARDBUS
INT B#--> 1394
INT C#--> CARD READER
GND
CB_GBRST# R3012 2
GND
SPKRCB PULL DOWN : USE SROM
5PF/50V
/ L.C.A
2 IDSEL_CB
100Ohm
GND
R3005 1
C3021
1
R3011
10UF/10V 1000PF/50V
GND
R5C841-CSP208Q
PCI_AD17
VCC_SLOT POWER :
CARD_BUS,
CAUDIO , CSTSCHG
1
C3020
2
1
CB_GBRST#
TEST
0.1UF/10V
C3018
2
C
GND1
GND2
GND3
GND4
GND5
GND6
GND7
GND8
GND9
GND10
AGND_1
AGND_2
AGND_3
AGND_4
AGND_5
AGND_6
AD31
AD30
AD29
AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10
AD9
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
PAR
C/BE3#
C/BE2#
C/BE1#
C/BE0#
IDSEL
J1
J5
K5
E9
R10
T10
V10
W10
L15
M19
A9
B9
D9
D14
A15
B15
D
1
M2
M1
N5
N4
N2
N1
P5
P4
R4
R2
R1
T2
T1
U2
U1
V1
T7
V7
W7
R8
T8
V8
W8
R9
V9
W9
T11
V11
W11
T12
V12
W12
V6
PCI_C/BE#3 P2
PCI_C/BE#2 W2
PCI_C/BE#1 W6
PCI_C/BE#0 T9
IDSEL_CB
P1
C3017
1
18,33,38 PCI_AD[31:0]
PCI_AD31
PCI_AD30
PCI_AD29
PCI_AD28
PCI_AD27
PCI_AD26
PCI_AD25
PCI_AD24
PCI_AD23
PCI_AD22
PCI_AD21
PCI_AD20
PCI_AD19
PCI_AD18
PCI_AD17
PCI_AD16
PCI_AD15
PCI_AD14
PCI_AD13
PCI_AD12
PCI_AD11
PCI_AD10
PCI_AD9
PCI_AD8
PCI_AD7
PCI_AD6
PCI_AD5
PCI_AD4
PCI_AD3
PCI_AD2
PCI_AD1
PCI_AD0
A4
2
0Ohm
C3016
2
VCC_MD3V
1
+3V
4mA
1
1
100KOhm
G5
2
1
2
VCC_3V_2
VCC_RIN_1
VCC_RIN_2
VCC_ROUT_1
VCC_ROUT_2
REGEN#
2
R3003
R6
E13
VCC_ROUT_CB L1
E14
CB_REGEN#
R7
+3V_CB
1
GND
1
2
2
0.47UF/16V 0.47UF/16V 0.1UF/10V 0.1UF/10V
J18
AD19/A25 31
J15
AD17/A24 31
K16
CFRAME#/A23 31
L16
CTRDY#/A22 31
L18
CDEVSEL#/A21 31
M16
CSTOP#/A20 31
N19
CBLOCK#/A19 31,41
N16
RFU/A18 31,41
R3002
P16
AD16/A17 31
CCLK/A16_R
L19
1
2
CCLK/A16 31
22Ohm
K15
CIRDY#/A15 31
SHIELD GND
N18
CPERR#/A14 31,41
C3011
N15
CPAR/A13 31
5PF/50V
K18
CBE2#/A12 31
R18
L.C.A
AD12/A11 31
U19
AD9/A10 31
R19
AD14/A9 31
GND
P15
CBE1#/A8 31
J16
AD18/A7 31
H15
AD20/A6 31
H18
AD21/A5 31
G15
AD22/A4 31
G18
AD23/A3 31
F15
AD24/A2 31
F18
AD25/A1 31
E16
AD26/A0 31
1
GND
External 1.8V source
C1
1
R3001
0Ohm
2
2
1
1
2
GND
+3V
0.01UF/16V
2
C3000
1
C3003
10UF/10V 0.1UF/10V 0.1UF/10V
2
C3002
1
C3001
2
2
1
+3VS
5mA
GND
1
U3000A
Sheet
1
30
of
63
5
4
3
2
1
2
+AVCC_PHY_CB
U3000C
32
TPB0+_1
32
1
Layout: SHIELD GND
C3106
c0402
0.01UF/16V
2
1394_FIL
A14
FIL0
TPAN0
A12
TPA0-_1
TPAP0
B12
TPA0+_1
TPA0-_1
32
TPA0+_1
32
1394_REXT B14
REXT
VREF
C3100
c0402
0.01UF/16V E12
NC9
CINT#/IREQ#
CSERR#/WAIT#
CREQ#/INPACK#
CAUDIO/SPKR_IN#/BVD2
1
1
1
1
T3100
T3101
T3102
T3103
CSTOP#/A20
CDEVSEL#/A21
CTRDY#/A22
CIRDY#/A15
1
1
1
1
T3104
T3105
T3106
T3107
CSTSCHG/STSCHG#/BVD1
CBLOCK#/A19
CPERR#/A14
CCLKRUN#/IOIS16#
1
1
1
1
T3108
T3109
T3110
T3111
1
1394_VREF D13
2
2
R3101
10KOhm
r0402_h16
1
1
C
2
GND
GND
GND
T3112
B
TPBIAS1
D10
TPBN1
A11
TPBP1
B11
TPBIAS1
1
1
2
TPB0-_1
2
TPB0+_1
CSERR#/WAIT#
CCLKRUN#/IOIS16#
CINT#/IREQ#
CAUDIO/SPKR_IN#/BVD2
CSTSCHG/STSCHG#/BVD1
PCMCIA
SOCKET
CREQ#/INPACK#
C3111
c0402
270PF/50V
GND
TPAN1
TPAP1
A10
TPA1-_1
B10
TPA1+_1
1
XO
1
B16
2
X1_1394
CCLK/A16
CIRDY#/A15
CPERR#/A14
2
XI
1
A16
2
X2_1394
1
TPB0-_1
B13
32
2
A13
TPBP0
TPBIAS0
CTRDY#/A22
CDEVSEL#/A21
CSTOP#/A20
CBLOCK#/A19
1
TPBN0
TPBIAS0
1
D12
+3V
2
TPBIAS0
+AVCC_PHY_CB
1
E10
E11
A17
B17
2
+AVCC_PHY_CB
AVCC_PHY_1
AVCC_PHY_2
AVCC_PHY_3
AVCC_PHY_4
2
CPS
1
D11
2
CPS
30
AD19/A25
30
AD17/A24
30 CFRAME#/A23
30 CTRDY#/A22
30
CDEVSEL#/A21
+AVCC_PHY_CB
30 CSTOP#/A20
37mA
30,41 CBLOCK#/A19
L3100
30,41
RFU/A18
+AVCC_PHY_CB
1
2
30
AD16/A17
30
CCLK/A16
120Ohm/100Mhz
C3101
C3102
C3103
C3104
C3105
30 CIRDY#/A15
30,41 CPERR#/A14
10UF/10V 0.1UF/10V 1000PF/50V0.1UF/10V 1000PF/50V
30
CPAR/A13
30
CBE2#/A12
30
AD12/A11
30
AD9/A10
30
AD14/A9
30
CBE1#/A8
GND
30
AD18/A7
30
AD20/A6
30
AD21/A5
30
AD22/A4
30
AD23/A3
30
AD24/A2
30
AD25/A1
30
AD26/A0
30
AD8/D15
30,41
RFU/D14
+VCCCB
+VPPCB
30
AD6/D13
30
AD4/D12
30
AD2/D11
30
AD31/D10
30
AD30/D9
C3107
C3108
C3109
C3110
30
AD28/D8
30
AD7/D7
0.1UF/10V 10UF/10V
10UF/10V 0.1UF/10V
30
AD5/D6
30
AD3/D5
30
AD1/D4
30
AD0/D3
30,41
RFU/D2
30
AD29/D1
GND
30
AD27/D0
GND
30 AD13/IORD#
30 AD15/IOWR#
30
AD11/OE#
30
CGNT#/WE#
30
AD10/CE2#
30 CBE0#/CE1#
30 CBE3#/REG#
30 CRST#/RESET
30,41 CSERR#/WAIT#
CCD1# CCD2#
30,41 CCLKRUN#/IOIS16#
30 CINT#/IREQ#
L
L
16bit
30,41 CAUDIO/SPKR_IN#/BVD2
OTHER
32bit
30,41 CSTSCHG/STSCHG#/BVD1
30
CVS2
30
CVS1
30
CCD2#
30,41
CCD1#
30 CREQ#/INPACK#
1
D
+VCCCB
CON3701
1
R3100
0Ohm
r0402
1
1
T3113
56
55
54
53
50
49
48
47
46
19
20
14
13
21
10
8
11
12
22
23
24
25
26
27
28
29
41
40
39
38
37
66
65
64
6
5
4
3
2
32
31
30
44
45
9
15
42
7
61
58
59
33
16
62
63
57
43
67
36
60
A25
A24
VCC1
A23
VCC2
A22
A21
A20
VPP1
A19
VPP2
A18
A17
A16
A15
A14
GND_POWER1
A13
GND_POWER2
A12
GND_POWER3
A11
GND_POWER4
A10
GND_POWER5
A9
GND_POWER6
A8
GND_POWER7
A7
GND_POWER8
A6
GND_POWER9
A5
GND_POWER10
A4
GND_POWER11
A3
GND_POWER12
A2
GND_POWER13
A1
GND_POWER14
A0
GND_POWER15
D15
GND_POWER16
D14
D13
D12
D11
D10
D9
D8
D7
NP_NC1
D6
NP_NC2
D5
D4
D3
D2
D1
D0
IORD#
IOWR#
OE#
WE#
CE2#
P_GND1
CE1#
P_GND2
REG#
P_GND3
RESET
P_GND4
WAIT#
WP
READY
BVD2
BVD1
VS2#
VS1#
GND1
CD2#
GND2
CD1#
GND3
INPACK#
GND4
C3112 PCMCIA_CON_84P
c0402
270PF/50V
17
51
D
+VPPCB
18
52
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
GND
C
85
86
87
88
89
90
1
34
35
68
B
GND
12G161400684
T3114
GNDGND
Top side connector pin define
Q3100
2N7002
VCC5EN#
3
1
3
G
1
+3V
+5V
1
+VPPCB
GND
GND
0.1UF/10V
2
2
1
2
A
C3121
C3122
c0402
c0402
0.1UF/10V 0.1UF/10V
1
GND
+3V
GND
R5531V002
C3120
1
2
C3119
20PF/50V
2
C3118
20PF/50V
16
15
14
13
12
11
10
9
C3114
C3115
/
c0402
10UF/10V 0.1UF/10V
c0805_h57
C3113
5PF/50V
/
2
X1_1394
VCC5_EN
GND
VCC3_EN VCC5IN2
EN0
VCCOUT3
EN1
VCC5IN1
FLG
VCCOUT2
NC1
VCC3IN
NC2
NC3
VPPOUT VCCOUT1
1
1205
X3100
2
24.576Mhz
1
2
3
4
5
6
7
8
AVPP0
AVPP1
2
1
U3100
1
1
X2_1394
AVPP0
AVPP1
VCC3EN#
2
R5C841-CSP208Q
A
2
2
30
30
1
+VCCCB
R3103
10KOhm
1
30 VCC3_EN#
CCLK/A16
1
2
1
D3100
F01J4L
2
41 CBDEBUGEN#
2
R3102
10KOhm
C3116
C3117
/
c0402
10UF/10V 0.1UF/10V
c0805_h57
Title :CARDBUS SOCKET
GND
1
2
1
D
S 2
30 VCC5_EN#
ASUSTeK COMPUTER INC
Size
GND
GND
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
31
of
63
4
R3202
1%
56Ohm
1
1
C3201
2
0.33UF/16V
1
C3200
2
0.01UF/25V
c0402
GND
TPA0+_1
31
LTPA0- 3
6
TPA0-_1
31
7
TPB0-_1
31
TPB0+_1
31
LTPB0- 2
LTPB0+ 1
8
R3203
2
Swap 060105
R3206
2
56Ohm
56Ohm1%
1
1
D
+3V
2 C3202
270PF/50V
c0402
1
1
TPB_R
2
R3207
5.11KOhm
r0402_h16
1%
C3203
c0402
R3204
0.1UF/10V 10KOhm
r0402
U3200
1
2
3
4
GND
A0 VCC
A1
WP
A2 SCL
GND SDA
8
7
6
5
2
31
5
GND
R3205
10KOhm
r0402
1
TPBIAS0
LTPA0+ 4
L3200
2
LTPB0LTPB0+
LTPA0LTPA0+
1
2
3
4
1
56Ohm
1
2
1
2
3
4
6
D
Common
Choke
P_GND2 P_GND1
IEEE_1394
2
R3201
1%
2
2
1
5
CON5
3
1
5
1394_SCL 30
1394_SDA 30
AT24C02N
GND
GND
1. Close to R5C841
2. The area is as compact as possible,length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend , maxmium is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm
C
SDWP_XDR/B#
SD/MSCLK_XDRE#
30 SD/MS/XDDAT3
SDCMD_MSBS_XDWE#
SD/MS/XDDAT3
SD/DAT2
GND
S8
S7
S6
S5
S4
S3
S2
S1
S9
SD_DAT1
SD_DAT0
SD_VSS1
SD_CLK
SD_VCC
SD_VSS2
SD_CMD
SD_DAT3
SD_DAT2
S
3 D
+MC_VCC
SI2301BDS_T1_E3
2
2
1
1
2
3
G
C3204
c0402
0.1UF/10V
2 S
C3205
c0402
0.1UF/10V
R3209
150KOhm
r0402
B
1
2
SCD1
GND1
SD_CARD_19P
NP_NC1
MS_VSS1
MS_BS
MS_VCC1
MS_SDIO
MS_RESERVED1
MS_INS
MS_RESERVED2
MS_SCLK
MS_VCC2
MS_VSS2
NP_NC2
1
M1
M2
M3
M4
M5
M6
M7
M8
M9
M10
2
SDCMD_MSBS_XDWE#
SD/MS/XDDAT1
SD/MS/XDDAT0
SD/MS/XDDAT2
MSCD#
SD/MS/XDDAT3
SD/MSCLK_XDRE#
GND
SDCMD_MSBS_XDWE# 30
SD/MS/XDDAT1 30
GND
GND
Layout Note:
Place close to card reader socket
SD/MS/XDDAT2 30
SD/MSCLK_XDRE# 30
R3212
1 0Ohm
Q3202
2N7002
/
GND
SD/MS/XDDAT1
3
SD/DAT1
2
1 1
G
3
Layout: SHIELD GND
2
2 S
SD/DAT1
SD/MS/XDDAT0
Q3200
2N7002
G
+MC_VCC
GND
D
11
30 SD/MS/XDPWR
D
30 SD/MS/XDDAT0
SD_CD_DETECT
GND1
B
GND2
SD_WP_PROTECT
CON19 GND
+MC_VCC
GND2
SWP1
+MC_VCC
GND
2
MC_VCC_G 11
3
3
+3V
2
Q3201
Soft start
1
2
R3208
10KOhm
r0402
C3208
270PF/50V
/
1
2
C3207
270PF/50V
/
1
/
C3206
270PF/50V
/
1
R3200
10KOhm 10KOhm
/
1
2
R3210
2
2
MSCD#
MSCD#
2
30
+3V
SDCD#
SDCD#
30 SDWP_XDR/B#
1
30
C
R3213 1 0Ohm
3
D
A
SDCD#
11
2 S
SD/DAT2
A
Q3204
2N7002
/
2
G
SD_CD
1 1
2 10KOhm
/
3
+12V
1 R3211
2
G
3
D
SD/MS/XDDAT2
2 S
2N7002
Q3203
/
3
2
Title : 1394 & 3 IN 1 CON
GND
FOR SD short
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
32
of
63
5
4
3
2
1
+3VSUS
1
PCI_AD[0..31] 18,30,38
R3300
+3VSUS_LAN
3.6KOhm
PCI_C/BE#0
18,30,38 PCI_C/BE#0
C3300
PCI_C/BE#1
0.1UF/10V
PCI_AD15
PCI_AD13
PCI_AD14
PCI_AD10
PCI_AD11
PCI_AD12
GND
PCI_AD8
PCI_AD9
GND
PCI_AD7
AT93C46
CLKRUN
*All termination resistors
should be near chip
C3304
2
L_TRDM1
L_TRDP1
L_TRDM2
L_TRDP2
PCI_AD1
PCI_AD0
L_TRDM3
L_TRDP3
EECS
EEDO
EEDI/AUX
GND
VDD12
EESK
AVDDH
XTAL1
XTAL2
The Crystal should be placed
far away from I/O ports,
important or high frequency
signal traces (Tx, Rx,power),
magnetics or board edges.
X3300
2
GND
XTAL2
L3300
25Mhz
1
1
R3309
2
1
2.49KOhm
R3310
2
/
LAN_RSET
5.6KOhm
PCIAD1
PCIAD0
LANWAKE
EECS
VDD33_6
EEDO
EEDI
VDD12_7
EESK
GND8
LED3
LED2
LED1
VDD12_8
LED0
GND9
VSSPST7
AVDDH2
XTAL1
XTAL2
VSS4
VSS5
CTRL12
VDD12_9
RSET
VSS6
GND
GND
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
VDD12_4
IRDYB
GND4
FRAMEB
CBEB2
PCIAD16
PCIAD17
PCIAD18
VDD33_2
PCIAD19
VDD12_3
PCIAD20
GND3
VSSPST2
PCIAD21
PCIAD22
GND2
PCIAD23
IDSEL
VDD12_2
CBEB3
PCIAD24
PCIAD25
VDD33_1
PCIAD26
PCIAD27
PCI_IRDY# 18,19,30,38
PCI_FRAME# 18,19,30,38
PCI_C/BE#2 18,30,38
PCI_C/BE#2
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD23
1
33Ohm
2
R3311
PCI_C/BE#3
PCI_AD24
PCI_AD25
PCI_C/BE#3 18,30,38
C
PCI_AD26
PCI_AD27
1
120Ohm/100Mhz
C3308
0.1UF/10V
2
C3307
10UF/10V
22PF/25V
2
2
2
U3301
RTL8110SBL
GND
C3306
22PF/25V
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
2
1
1
VDD12
C3305
PM_CLKRUN# 19,30,38
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
1
XTAL1
CTRL12
1
C
10Ohm
/
AVDDL
GND
GND
34
GND 34
34
34
L_TRDM0
L_TRDP0
L_TRDM1
L_TRDP1
34
34
34
34
L_TRDM2
L_TRDP2
L_TRDM3
L_TRDP3
21,25,36,37,39,60,61 SUSB#
GND
L_TRDM0
L_TRDP0
L_TRDM1
L_TRDP1
CTRL25
L_TRDM2
L_TRDP2
L_TRDM3
L_TRDP3
+3VSUS_LAN
VDD12
PCI_AD29
PCI_AD28
2
2 R3312
D
L_TRDM0
L_TRDP0
1
1 49.9Ohm
49.9Ohm
1
1 49.9Ohm
49.9Ohm
1
1 49.9Ohm
49.9Ohm
1
1 49.9Ohm
49.9Ohm
PCI_AD31
PCI_AD30
2
C3303
2
R3301 2
R3302
1 0.01UF/50V
2
R3303 2
R3304
1 0.01UF/50V
2
R3305 2
R3306
1 0.01UF/50V
2
R3307 2
R3308
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
C3302
1 0.01UF/50V
PCIAD2
VSSPST6
GND7
VDD12_6
PCIAD3
PCIAD4
PCIAD5
PCIAD6
VDD33_5
PCIAD7
CBEB0
VSSPST5
PCIAD8
PCIAD9
M66EN
PCIAD10
PCIAD11
PCIAD12
VDD33_4
PCIAD13
PCIAD14
VSSPST4
GND6
PCIAD15
VDD12_5
CBEB1
PAR
SERRB
NC1
GND5
NC0
VDD33_3
PERRB
STOPB
DEVSELB
TRDYB
VSSPST3
CLKRUNB
2
MDI0+
MDI0AVDDL0
VSS0
MDI1+
MDI1AVDDL1
CTRL25
VSS1
AVDDH0
VSS
AVDDH1
VSS2
MDI2+
MDI2AVDDL2
VSS3
MDI3+
MDI3AVDDL3
VSSPST0
GND0
ISOLATEB
VDD12_0
INTAB
VDD33_0
PCIRSTB
PCICLK
GNTB
REQB
PMEB
VDD12_1
PCIAD31
PCIAD30
GND1
PCIAD29
PCIAD28
VSSPST1
C3301
PCI_C/BE#1 18,30,38
PCI_PAR 18,30,38
PCI_SERR# 18,19,30,38
PCI_PERR# 18,19,30,38
PCI_STOP# 18,19,30,38
PCI_DEVSEL# 18,19,30,38
PCI_TRDY# 18,19,30,38
+3VSUS_LAN
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
D
8
7
6
5
PCI_AD2
CS VCC
SK
DC
DI ORG
DO GND
1
1
2
3
4
2
2
U3300
EECS
EESK
EEDI/AUX
EEDO
ISOLATEB
PCI_PME#
18,19 PCI_INTA#
12,18,25,26,30,38 PCI_RST#
5 CLK_LAN_PCI
PCI_PME# 18,19,25,30,38
PCI_REQ#2 18,19
PCI_GNT#2 18
CTRL12
+3VSUS_LAN
B
VDD12
B
1 B
GND
GND
C3317
0.1UF/10V
1
1
C3324
C3325
0.1UF/10V
2
GND
0.1UF/10V
2
GND
2
2
0.1UF/10V
GND
GND
GND
1
2
C3316
0.1UF/10V
1
1
C3323
GND
C3318
0.1UF/10V
2
1
1
120Ohm/100Mhz
C3315
0.1UF/10V
2
C3314
0.1UF/10V
L3302
2
2
1
1
2
1
C3313
0.1UF/10V
2
C3312
0.1UF/10V
2
2
C3311
0.1UF/10V
2
2
1
120Ohm/100Mhz
C3310
10UF/10V
1
30 mil
1
1
1
1
C3309
0.1UF/10V
2
L3301
2
120Ohm/100Mhz
10UF/10V0.1UF/10V
C3319
C3320 2SB1188
10UF/10V 0.1UF/10V
30 mil
C3322
2
1
1
C3321
Q3301
L3303
2
1
2
C
0Ohm
AVDDH
1
20 mil
E
3
+3VSUS_LAN
2
R3313
2
1
+3VSUS
GND
CTRL25
+3VSUS_LAN
1 B
AVDDL
C3331
1
C3330
1
C3329
C3332
GND
GND
GND
GND
GND
GND
2
2
0.1UF/10V 0.1UF/10V 0.1UF/10V 0.1UF/10V
2
120Ohm/100Mhz
2
0.1UF/10V
1
C3328
2
0.1UF/10V
1
C3327
2
10UF/10V
1
C3326
L3304
2
2
2SB1188
1
2
C
E
3
Q3302
A
1
1
20 mil
GND
A
Title : RTL8110SBL
Engineer: Jack Wang
ASUSTeK COMPUTER INC
Size
A2
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
1
Sheet
33
of
63
5
4
3
+2.5V_LAN
R3400
24 MCT1L_CMT0
TCT1 1
12G17100002E
CON21
33
L_TRDM1
TD1+ 2
33
L_TRDP1
TD1- 3
D
L_TRLM1
23 MX1+1219
SIDE2
2
1
SIDE1
22 MX1-L_TRLP1
21 MCT2L_CMT1
L3402
1KOhm/100Mhz C3406
WTOB_CON_2P
1000PF/3KV
c1808_inverter
C3407
GND
1000PF/3KV
c1808_inverter
33
L_TRDP0
TD2- 6
1
TD2+ 5
20 MX2+L_TRLM0
1
2
3
4
5
6
7
8
9
10
11
12
LTRLP0
LTRLM0
LTRLP1
LTRLP2
LTRLM2
LTRLM1
LTRLP3
LTRLM3
1
2
3
4
5
6
7
8
9
10
11
12
2
L_TRDM0
CON22
L3401
1KOhm/100Mhz
RJ11_RING_CON
RJ11_RING
1
2
RJ11_TIP_CON
1
2 RJ11_TIP
4
2
1
3
2
TCT2 4
33
1
LAN PORT
L3400
1
0Ohm
1
2
2
19 MX2-L_TRLP0
18 MCT3L_CMT2
TCT3 7
SIDE1
P_GND1
NP_NC1
17
15
13
D
NP_NC2
P_GND2
SIDE2
14
16
18
MODULAR_JACK_12P
GND
12G142111120
060104
33
L_TRDP2
TD3+ 8
33
L_TRDM2
TD3- 9
17 MX3+L_TRLP2
16 MX3-L_TRLM2
15 MCT4L_CMT3
TCT4 10
12-142313122
L_TRDP3
TD4+ 11
33
L_TRDM3
TD4- 12
14 MX4+L_TRLP3
P16
AVDDL
13 MX4-L_TRLM3
1GB
+2.5V_LAN
2 R3414
P14
P2P1
P8
33
P9
P7
P15
RJ 45 & RJ 11
BOTTOM VIEW
10Ohm
C
C
C3403
0.01UF/25V
0.01UF/25V
LAN
PORT
R3403
2
1
0Ohm
2
L_TRLM1
LTRLM1
1
0.01UF/25V
2
0.01UF/25V
C3402
2
C3401
2
2
C3400
1
1
1
1
RDC
L3403
GND
4
3
L_TRLP1
180OHM/100MHz
N/A
LTRLP1
R3404
2
6 RN3401C
L_CMT3
7
75Ohm
8 RN3401D
0Ohm
L_TRLM0
L3404
C3404
c0402
0.1UF/10V
L_TRLP0
C3405
1000PF/2KV
180OHM/100MHz
N/A
B
LTRLP0
R3406
GND_LAN
GND
LTRLM0
1
4 RN3401B
75Ohm
4
75Ohm
5
2
3
L_CMT2
3
L_CMT1
1
R3405 0Ohm
2
1
1
10Ohm
2 RN3401A
2
10Ohm
2 R3416
75Ohm
1
2 R3415
1
2
B
L_CMT0
2
GND_LAN
1
0Ohm
GND_LAN
R3407
2
1
0Ohm
LTRLP2
1
2
L_TRLP2
Change 1228
L3405
MDC Conn
2
4
6
8
10
12
R3401 1 0Ohm
2
+3V
0Ohm
C3408
2
L_TRLM3
LTRLM3
L3406
0.1UF/10V
4
L_TRLP3
GND
180OHM/100MHz
N/A
A
LTRLP3
R3410
ACZ_BCLK_MDC 17
2
1
0Ohm
C3409 /
22PF/50V
2
14
16
18
20
12G161200120
1
R3409 0Ohm
2
1
1
+3VSUS
1
13
15
17
19
2 /
3
R3411
1 39Ohm 2 MDC_SDIN
17 ACZ_SYNC_MDC
17 ACZ_SDIN1
17 ACZ_RST#_MDC
2
4
6
8
10
12
LTRLM2
2
A
1
3
5
7
9
11
BTOB_CON_12P
R3402 1 0Ohm
1
17 ACZ_SDOUT_MDC
1
3
5
7
9
11
GND2
GND1
GND4
GND3
GND6
GND5
NP_NC2 NP_NC1
CON20
GND
180OHM/100MHz
N/A
R3408
2
+3V_MDC
4
3
L_TRLM2
12.26
Title : RJ11/45 & MDC
swap1229
ASUSTeK COMPUTER INC
Size
GND
GND
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
34
of
63
3
L3501 N/A
90Ohm/100Mhz
2
LP0-_B
1
+5V_USB_01
9
L3502
80Ohm/100Mhz
1
2
3
GND
+5V_USB_01_0
LP0-_B
LP0+_B
C3501
0.1UF/10V
c0402
+5V_USB_01_1
LP1-_B
LP1+_B
L3503
GND
80Ohm/100Mhz
1
2
D
LP0+_B
0OHM
0OHM
1
2 RN3500A
4 RN3500B
D3501
/
2
1
3
1
USB_PP0_B
2
18
1
1
1
2
3
4
D3502
/
1
1
2
2
ESD Guard
Close to USB Port
+
C3502
0.1UF/10V
c0402
CE3501
VCC2
0P0P+
GND2
GND4
GND
LP1-_B
GND
3
GND
GND
1
CE3502
9
C3500
0.1UF/10V
c0402
2
100UF/6.3V
+5V_USB_2
GND
L3500
80Ohm/100Mhz
1
2
+
D3505
/
12
2
2
GND
+5VO
U3501
1
2
3
4
GND
+5V
R3519
LP3-_B
+5V_USB_01
8
7
6
5
1 R3521
2 1KOhm
G528P1UF
100KOHM
USB_OC_0# 18
B
2
USB_DISEN
C3504
0.1UF/10V
c0402
3
2
3
GND OUT_1
IN_1 OUT_2
IN_2 OUT_3
EN#/EN FLG
1
1
L3507 N/A
90Ohm/100Mhz
USB_PN3_B
4
18
GND6
10
C3503
0.1UF/10V
c0402
C
GND
GND
B
GND5
D3506
/
2
ESD Guard
Close to USB Port
VCC2
0P0P+
GND2
GND4
11
GND
1
1
2 RN3502A
4 RN3502B
0OHM
0OHM
2
1
3
100UF/6.3V
LP2+_B
2
1
11/29
USB_PP2_B
5
6
7
8
GND
CE3500
18
LP3-_B
LP3+_B
GND3
VCC1
1P1P+
GND1
+5V_USB_3_L
1
1
LP2-_B
3
USB_PN2_B
4
18
1
2
3
4
GND
GND
C
L3506 N/A
90Ohm/100Mhz
LP2-_B
LP2+_B
GND
2
ESD Guard
Close to USB Port
+
D3504
/
CON23
+5V_USB_2_L
2
D3503
/
1
1
1
2 RN3501A
4 RN3501B
0OHM
0OHM
2
1
3
L3505
80Ohm/100Mhz
1
2
LP1+_B
2
1
USB_PP1_B
D
12
+5V_USB_2
18
CON24
GND6
10
GND
2
L3504 N/A
90Ohm/100Mhz
USB_PN1_B
4
18
GND5
2
100UF/6.3V
GND
5
6
7
8
11
GND3
VCC1
1P1P+
GND1
USB_CON_2X4P
12G131111087
USB_PN0_B
4
18
4
USB_CON_2X4P
12G131111087
5
LP3+_B
D3507
/
+3V
G
2 S
2
R3520
1MOhm
2N7002
GND
+5V
1
2
3
4
GND OUT_1
IN_1 OUT_2
IN_2 OUT_3
EN#/EN FLG
8
7
6
5
+5V_USB_2
4/12
1 R3522
G528P1UF
2 1KOhm
USB_OC_1# 18
C3505
0.1UF/10V
c0402
2
2
ESD Guard
Close to USB Port
GND
U3502
1
D3500
/
1
2 RN3503A
4 RN3503B
11
2
0OHM
0OHM
2
1
3
D
Q3501
1
1
USB_PP3_B
2
1
3
18
swap1229
GND
GND
GND
GND
4/12
Jack 12/12
A
A
Title : USB CONN X 4
ASUSTeK COMPUTER INC
Size
Custom
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.0
Sheet
35
1
of
63
3
R3600
2.2KOhm
r0402_h16
+3V
R3601
330Ohm
1
+1.8V
1
+5V
2
1
+12V
1
4
1
5
R3602
330Ohm
R3603
330Ohm
+5VSUS
D
Q3600
2N7002
D
Q3601
2N7002
2
3
D
Q3602
2N7002
11
G
Q3603
2N7002
11
G
G
2
2 S
2
2 S
2
2 S
D
2
2 S
3
3
11
G
R3604
10KOhm
r0402
+1.8V_R
3
3
11
1
+3V_R
3
+5V_R
3
+12V_R
3
2
2
D
2
D
GND
GND
GND
GND
+12VS
+5VS
+3VS
+2.5VS
3
2
SUSC_DIS
3
26,39,61 SUSC#
D
Q3604
2N7002
11
G
2 S
+1.5VS
+0.9VS
C
+5VSUS
2
Q3605
2N7002
D
Q3606
2N7002
11
D
1
2
2
D
3
3
Q3609
2N7002
11
G
2 S
G
2 S
2
2 S
Q3610
2N7002
11
2
G
D
2
2 S
+0.9VS_R
3
Q3608
2N7002
11
G
2 S
1
1
2
3
Q3607
2N7002
11
G
+1.5VS_R
3
2
2 S
D
3
R3610
330Ohm
2
G
+2.5VS_R
3
3
R3609
330Ohm
2
1
11
R3611
10KOhm
r0402
GND
GND
GND
GND
GND
GND
SUSB_DIS
B
3
B
D
3
R3608
330Ohm
+3VS_R
3
+5VS_R
3
+12VS_R
3
R3607
330Ohm
2
2
R3606
330Ohm
2
R3605
2.2KOhm
r0402_h16
GND
1
1
1
2
C
3
Q3611
2N7002
11
G
2 S
2
21,25,33,37,39,60,61 SUSB#
D
+3VS_LCD
1
GND
2
R3612
330Ohm
/
3
+3VS_LCD_R
3
D
A
SUSB_DIS
11
A
Title : Discharge Circuit
2 S
2
G
Q3612
2N7002
/
ASUSTeK COMPUTER INC
Size
GND
A4
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.0
Sheet
36
1
of
63
5
4
3
2
1
+5VSUS
CON25
SCRL_LED#
R3702
470Ohm
r0402_h16
28
6
2
SCRL_LED
28
+5VS
5
NUM_LED
1
R3721
100KOhm
r0402
+5VS
NUM_LED#
Q3701B
UM6K1N
4
1
1
Q3701A
UM6K1N
3
PWR_LED#_R
2
PWR_LED#_R2
GREEN
IDE_LED#
2
07G015700021
Q3702A
UM6K1N
GND
6
2
Q3703A
UM6K1N
R3704
1 680Ohm 2 NUM
r0402
LED3702
1 +
GREEN
NUM_LED#
2
07G015700021
R3705
1 680Ohm 2 CAP
r0402
LED3703
1 +
GREEN
CAP_LED#
2
07G015700021
R3706
1 680Ohm 2 SCRL
r0402
LED3704
1 +
GREEN
SCRL_LED#
2
07G015700021
Q3702B
UM6K1N
2
28
2
EMAIL_LED#_R
CHG_LED#_R
+5VLCM
PWR_LED#_R
DJPLAY#
DJSTOP#
DJFWARD#
DJBWARD#
DJ_SCAN
DJ_LED_R
DJ_SW#
28
28
28
28
KSI3
KSI5
KSI2
KSI4
5
CAP_LED
28
DJ_SW#
1
4
28 PWR_LED_UP#
3
CAP_LED#
+5VSUS
1
LED3701
1 +
6
R3703
1 680Ohm 2 IDE
r0402
D
802_LED_EN#_R
28
28
100KOhm
RN3701D
+5VSUS
7
+5VSUS
2
+5VS_TPL
80Ohm/100Mhz
L3701 /
1
2
C3700
c0402
0.1UF/10V
1
+V5S_TP
2
22
D
GND1
21
FPC_20P
GND
GND
2
+5VS
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
1
RN3701A
1
TPAD_DAT
TPAD_CLK
TPAD_DAT
TPAD_CLK
GND2
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
80Ohm/100Mhz
L3700
8
GND
+V5S_TP
1 B
2
RN3701B
100KOhm
DJ_LED_PWR
DJ_LED_R
+3VSUS
+5V
1
1
1
1
Q3709B
UM6K1N
5
4
3
2
KSO1
+3VA
D
28
RB717F
3
2
2 S
1
19 BT_LED_EN#
+5VS
G
GND
19 802_LED_EN#
B
1
TACT_SWITCH_5P
12G091030050
GND
2 802_LED_EN#_R
1KOhm
r0402
Q3709A
UM6K1N
WL_LED 2
3
D3701
2
4
5
R3713
WL_LEDR 1
R3715
100KOhm
r0402
6
R3714
100KOhm
r0402
EC_RST_SW# 28
2
2
4
5
1
1
GND
WL_LED#
2
3
3
2
6
Q3708A
UM6K1N
CHG_LED 2
SW3701
1
Q3707
/
2N7002
2 S
2 CHG_LED#_R
4
2
EC_RST_SW#
G
1KOhm
r0402
5
28 CHG_LED_UP#
3
1
4
1
2
R3700
100KOhm
r0402
D
11
21,25,33,36,39,60,61 SUSB#
CHG_LEDR 1
3
1
Q3708B
UM6K1N
1
TP_PWR_BR
3
R3712
R3711
100KOhm
r0402
+3VA
B
2.2KOhm
/
+5VLCM
802_ACTLED 38
2
TP_PWR_B
2.7KOhm
/
R3710
1KOhm
r0402
Q3706B
UM6K1N
5
28 EMAIL_LED#
GND
C
1
2 EMAIL_LED#_R
Q3706A
UM6K1N
ML_LED 2
4
6
3
4
38 802_LINKLED
Q3710A
UM6K1N
/
2
R3708
R3709
ML_LEDR 1
1
Q3710B
UM6K1N
/
5
+5VSUS
2
6
Q3705B
UM6K1N
5
DJ_LED#
3
28
1
3
DJ_LED 2
19 802_LED_EN#
RN3701C
100KOhm
Q3705A
UM6K1N
6
4
6
C
E
2
1N4148W
sod123
Q3704 /
MMBT2907ALT1G
07G003031320
A6 Touch Pad 021306
+5VSUS
R3707
680Ohm
r0402
3
C
1 IDE_LED#
5
IDE_PDASP#
IDE_PDASP#
3
27
1
100KOhm
D3700
2
3
DJ_SCAN
2
Q3700
2N7002
R3722
10KOhm
r0402
1
10KOhm
r0402
PWRSW#_R
A
R3717
100Ohm
R3723
2
2
r0402_h16
INTERNET# 28
2
2
3
3
4
5
4
5
GND
TACT_SWITCH_5P
GND
12G091030050
28
DISTP#
28
MARATHON#
2
r0402_h16
1
DISTP#_R
MARATHON# 28
MARATHON#_R
C3701
0.01UF/16V
GND
SW3700
SW3704
A
SW3705
1
1
2
2
1
1
2
2
1
1
2
2
1
1
2
2
3
3
4
5
4
5
3
3
4
5
4
5
3
3
4
5
4
5
3
3
4
5
4
5
2
1
EMAIL#
R3720
100Ohm
DISTP#
2
r0402_h16
1
EMAIL#_R
SW3703
1
R3719
100Ohm
EMAIL#
2
r0402_h16
1
INTERNET#_R
SW3702
GND
R3718
100Ohm
INTERNET#
2
r0402_h16
PWRSW#_EC 281
1
1
1
R3716
100Ohm
TACT_SWITCH_5P
GND
12G091030050
GND
TACT_SWITCH_5P
GND
12G091030050
GND
TACT_SWITCH_5P
GND
12G091030050
TACT_SWITCH_5P
GND
12G091030050
GND
Title :LED/SW/TouchPad
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.1
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
37
of
63
3
PCI_AD21
PCI_AD19
PCI_AD17
18,30,33 PCI_C/BE#2
18,19,30,33 PCI_IRDY#
19,30,33 PM_CLKRUN#
18,19,30,33 PCI_SERR#
18,19,30,33 PCI_PERR#
18,30,33 PCI_C/BE#1
PCI_AD14
PCI_AD12
PCI_AD10
PCI_AD8
PCI_AD7
B
PCI_AD5
PCI_AD3
+5VS
PCI_AD1
1
+3VS
MPCI_WL_N/F#
3
2
R3800
10KOhm
r0402
3
D
A
Q3800
2N7002
11
12,19,26 WLAN_ON#
MINI_PCI_124P
C
PCI_AD18
PCI_AD16
PCI_PAR
+3VS
18,30,33
PCI_FRAME# 18,19,30,33
PCI_TRDY# 18,19,30,33
PCI_STOP# 18,19,30,33
PCI_DEVSEL# 18,19,30,33
PCI_AD15
PCI_AD13
PCI_AD11
C3802
10UF/10V
c0805_h57
GND
PCI_AD9
PCI_C/BE#0 18,30,33
PCI_AD6
PCI_AD4
PCI_AD2
PCI_AD0
C3806
c0402
0.01UF/16V
INT_SERIRQ 19,25,28,30
C3800
c0402
0.01UF/16V
C3808
c0402
0.01UF/16V
B
+3VS
GND
+
CE3800
100uF/6.3V
/
GND
+3V
GND
Title : MINIPCI ( 802.11 )
2 S
ASUSTeK COMPUTER INC
GND
A4
3
2
Jack Wang
Engineer:
Project Name
Rev
A6F
Date: Monday, March 06, 2006
4
C3805
0.1UF/10V
c0402
+3VS
Size
5
C3803
0.1UF/10V
c0402
A
GND
2
G
H:6mm
PCI_AD19
2
R3801 33Ohm
PCI_AD22
PCI_AD20
2
PCI_AD23
1
C
PCI_AD28
PCI_AD26
PCI_AD24
IDSEL 1
PCI_PME# 18,19,25,30,33
BT_CHCLK 26
1
26 BT_DATA
18,30,33 PCI_C/BE#3
BT_CHCLK
PCI_AD30
2
PCI_AD27
PCI_AD25
BT_DATA
PCI_GNT#3 18
2
PCI_AD31
PCI_AD29
1
18,19 PCI_REQ#3
+3V
PCI_RST# 12,18,25,26,30,33
1
5 CLK_MINIPCI_D
LPC_FRAME# 17,25,28,41
+5VS
PCI_INTE# 18,19
2
1
GND
C3801
2 10PF/50V
c0402 /
D
LPC_AD1 17,25,28,41
LPC_AD3 17,25,28,41
802_ACTLED 37
1
18,19 PCI_INTF#
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
2
MPCI_WL_N/F#
RING
TIP
LAN_RESERV1
LAN_RESERV2
LAN_RESERV5
LAN_RESERV3
LAN_RESERV4
LAN_RESERV7
LAN_RESERV6
LAN_RESERV10
LAN_RESERV8
LAN_RESERV12
LAN_RESERV9
LAN_RESERV13
LAN_RESERV11 LAN_RESERV14
INTB#
5V_1
3.3V_7
INTA#
RESERVED9
RESERVED3
GROUND15
3.3VAUX1
RST#
CLK
3.3V_3
GROUND4
GNT#
REQ#
3.3V_4
GROUND7
AD[31]
PME#
RESERVED6
AD[29]
AD[30]
GROUND8
AD[27]
3.3V_5
AD[25]
AD[28]
RESERVED8
AD[26]
C/BE[3]#
AD[24]
IDSEL
AD[23]
GROUND11
GROUND9
AD[22]
AD[21]
AD[20]
AD[19]
PAR
GROUND13
AD[18]
AD[17]
C/BE[2]#
AD[16]
IRDY#
GROUND10
3.3V_8
FRAME#
CLKRUN#
TRDY#
SERR#
STOP#
GROUND14
3.3V_6
PERR#
DEVSEL#
C/BE[1]#
GROUND12
AD[14]
AD[15]
GROUND16
AD[13]
AD[12]
AD[11]
AD[10]
GROUND1
AD[09]
GROUND2
C/BE[0]#
AD[08]
3.3V_1
AD[07]
3.3V_2
AD[06]
AD[05]
AD[04]
RESERVED4
AD[02]
AD[03]
AD[00]
5V_2
RESERVED1
AD[01]
RESERVED2
GROUND6
GROUND3
AC_SYNC
M66EN
AC_SDATA_IN
AC_SDATA_OUT
AC_BIT_CLK
AC_CODEC_ID0#
AC_CODEC_ID1#
AC_RESET#
MOD_AUDIO_MON
RESERVED5
AUDIO_GND2
GROUND5
S_AUDIO_OUT
S_AUDIO_IN
S_AUDIO_OGND S_AUDIO_I GND
AUDIO_GND
AUDIO_GND1
RESERVED7
MCPIACT#
VCC5A
3.3VAUX2
1
17,25,28,41 LPC_AD0
17,25,28,41 LPC_AD2
37 802_LINKLED
MPCI_WL_N/F#
+3VS
GND
2
D
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
101
103
105
107
109
111
113
115
117
119
121
123
1
1
18,30,33 PCI_AD[0..31]
SIDE1
SIDE2
CON26
2
2
+3VS
125
126
4
127 POST1
128 POST2
5
1.0
Sheet
38
1
of
63
5
4
3
2
1
R3901
1
28 SUSC_EC#
2
SUSC#
26,36,61
0Ohm
r0402
D
D
R3900
1
28 SUSB_EC#
2
SUSB#
21,25,33,36,37,60,61
0Ohm
r0402
1
+3VA
+3VSUS
1
R3902
10KOhm
r0402
+3VS
2
C
R3903
100KOhm
C
3
VSUS_GD# 28
D
Reserve for
99ms delay
IMVPOK# 28
D
Q3901
2N7002
G
C3900 /
0.22UF/10V
2 S
2
50,60 VRM_PWRGD
3
11
2
2N7002
1
2 S
2
G
R3904
100KOhm
r0402
2
11
3
Q3900
51,60 3V_5V_PWRGD
2
1
3
R3905
VRM_PWRGD 2
1
IMVPOK
19
0Ohm /
r0402
B
B
A
A
Title : POWER-ON SEQ.
ASUSTeK COMPUTER INC
Size
A4
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.0
Sheet
39
1
of
63
5
4
DC Power Jack
3
2
1
+V_DCJACK
CON7
T4001
P_GND1
DC_PWR_JACK_3P
2
80Ohm/100Mhz
L4002 1
2
80Ohm/100Mhz
09G011080004
L4003 80Ohm/100Mhz
1
2
1
L4004 80Ohm/100Mhz
1
2
1
T4002
D4000
SS0540
07G004074020
T4003
C4002
0.1UF/25V
GND
GND
C4000
0.1UF/25V
1
DC_JACK_GND
D
L4001 1
1
4
3
2
1
3
2
1
2
P_GND2
A/D_DOCK_IN
1
1
5
C4001
0.1UF/25V
1
2
2
D
NP_NC
2
6
09G011080004
GND
R4000 1
MODIFY 0102
0Ohm
2
/
For EMI
GND
BAT_CON
T4004
CON6
C4003
0.1UF/25V
TS#
SMCLK_BAT
SMDATA_BAT
TS#
57,59
SMCLK_BAT 28
SMDATA_BAT 28
1
2
C4004
C4007 100PF/50V
100PF/50V
c0402
c0402
1
GND
1
2 1KOhm/100Mhz
2 1KOhm/100Mhz
2 1KOhm/100Mhz
(detect BATTERY IN)
2
2
2
T4006 T4007 T4008 T4009
1
T4005
1
C4006
0.1UF/25V
2
C4005
0.1UF/25V
1
1
L4000 1
L4005 1
L4006 1
1
1
TS#_L
SMCLK_BAT_L
SMDATA_BAT_L
BATT_CON_8P
1
T4000
C
1
2
3
4
5
6
7
8
1
1
2
3
4
5
6
7
8
1
C
GND
GND
GND
B
B
A
A
Title : DC/ BATT IN
ASUSTeK COMPUTER INC
Size
A4
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
Project Name
1.0
Sheet
40
1
of
63
5
4
3
2
1
+3V
Isolate card bus control and slot signal
when debug card plug in
1
D
C4101
0.1UF/10V
c0402
2
D
7
CK
GND
Q
9
Q#
8
VCC
CBDEBUGEN# 31
14
+3V
74LV74A
13
2
+3V
C4100
0.1UF/10V
c0402
GND
1
r0402
11
D
CLR
74LV74A_CK
1
+3V
12
PR
U4101B
R4100
100KOhm
1
2
10
PCMCIA DEBUG PORT
C
GND
R4101
8.2KOhm
C
GND
+3V
U4101A
1
3 GND
3
CK
2
D
7
GND
2
R4102
1MOhm
4
Y
74LVC1G00GV
CLR
2 A
30,31 CSTSCHG/STSCHG#/BVD1
PR
CCD1#
1
Q4100
1 B
VCC 5
2
30,31
+3V
74LV74A_D
1
2
GND
C4102
0.1UF/10V
c0402
Q#
6
Q
5
VCC
14
4
74LV74A
GND
B
B
+3V
GND
+5V
U4100
CBDEBUGEN#
A
30,31 CCLKRUN#/IOIS16#
5 CLK_DEBUG
17,25,28,38 LPC_FRAME#
30,31 CAUDIO/SPKR_IN#/BVD2
30,31 CPERR#/A14
17,25,28,38 LPC_AD0
17,25,28,38 LPC_AD1
30,31 RFU/D2
30,31 RFU/D14
17,25,28,38 LPC_AD2
CLK_DEBUG
1
2
3
4
5
6
7
8
9
10
11
12
BEA# Vcc
B0
B9
A0
A9
A1
A8
B1
B8
B2
B7
A2
A7
A3
A6
B3
B6
B4
B5
A4
A5
GND BEB#
24
23
22
21
20
19
18
17
16
15
14
13
DBG_A7
DBG_A6
CBLOCK#/A19 30,31
T4101
T4100
1
1
CSERR#/WAIT# 30,31
RFU/A18 30,31
LPC_AD3 17,25,28,38
CBDEBUGEN#
PI5C3384QEX
06G016002110
A
Title : PCMCIA Debug
ASUSTeK COMPUTER INC
GND
Size
A4
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
Project Name
1.0
Sheet
41
1
of
63
5
4
3
H4207
CPU
D
GND
1
2
3
4
5
6
7
8
9
H4201
1
C268B178D138
@
H4202
1
C268B178D138
@
H4203
1
C268B178D138
@
H4204
1
C268B178D138
@
2
H4210
NP_NC1
NP_NC2
GND1
GND2
GND3
GND4
GND5
GND6
GND7
16
15
14
13
12
11
10
GND14
GND13
GND12
GND11
GND10
GND9
GND8
1
2
3
4
SCREW
@
NP_NC
GND1
GND2
GND3
H4214
8
7
6
5
GND7
GND6
GND5
GND4
CR276X236D91N
@
GND
1
2
3
4
NP_NC
GND1
GND2
GND3
@
C299D91N
GND
9
8
7
6
5
GND8
GND7
GND6
GND5
GND4
D
GND
GND
GND
NP_NC1
NP_NC2
GND1
GND2
GND3
GND4
GND5
GND6
GND7
1
2
3
4
16
15
14
13
12
11
10
GND14
GND13
GND12
GND11
GND10
GND9
GND8
NP_NC
GND1
GND2
GND3
GND
H4209
1
2
3
4
NP_NC
GND1
GND2
GND3
@
C276D91N
GND
GND
1
2
3
4
GND8
GND7
GND6
GND5
GND4
9
8
7
6
5
9
8
7
6
5
GND8
GND7
GND6
GND5
GND4
GND
NP_NC
GND1
GND2
GND3
GND
CR276X295D91N
@
GND
1
2
3
4
9
8
7
6
5
GND8
GND7
GND6
GND5
GND4
@
C276D91N
NP_NC
GND1
GND2
GND3
9
8
7
6
5
CR366X366D91N
GND
C
H4217
1
2
3
4
GND8
GND7
GND6
GND5
GND4
9
8
7
6
5
GND8
GND7
GND6
GND5
GND4
GND
GND
GND
1
2
3
4
NP_NC
GND1
GND2
GND3
GND
H4213
GND
NP_NC
GND1
GND2
GND3
@
C276D91N
GND
H4212
1
2
3
4
C
H4206
L4E_1A
9
8
7
6
5
GND8
GND7
GND6
GND5
GND4
H4216
GND
H4205
L4E_1A
H4215
CR276X256D91N
@
GND
SCREW
@
MDC
GND
H4211
H4208
1
2
3
4
5
6
7
8
9
1
NP_NC
GND1
GND2
GND3
@
GND8
GND7
GND6
GND5
GND4
9
8
7
6
5
CR268X276D91N
GND
GND
GND
U4201
1
1
smd591x197
@
B
U4202
1
1
B
+VCORE
smd591x197
+VCCP_AGTL+
2
+3V
GND
+5V
1
1UF/10V
1UF/10V
1
0.1UF/10V
c0402
/
1
1
0.1UF/10V
c0402
/
1UF/10V
2
2
2
GND
GND
GND
0.1UF/10V
c0402
/
1
1
1
AC_BAT_SYS
C4209
GND
C4216
C4215
2
GND
1
C4208
0.1UF/10V 0.1UF/10V
c0402
c0402
/
/
GND
A
1UF/25V
0.1UF/50V
2
C4207
2
2
0.1UF/10V
c0402
/
1
1
C4210
2
2
GND
0.1UF/10V
c0402
/
1
1
GND
2
C4213
C4214 C4220
C4219 C4211
0.1UF/10V 0.1UF/10V0.1UF/10V
1UF/10V 1UF/10V
c0402
c0402
c0402
C4218
1
C4212 C4217
1
2
2
C4206
1
C4205
1
C4204
2
2
2
2
+3VS
1
+3VS
AC_BAT_SYS
@
For EMI
A
FOR EMI
Title : SCREW HOLE
ASUSTeK COMPUTER INC
Size
A3
Engineer: Jack Wang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
42
of
63
5
4
3
2
1
R1.1
11/14 1. Change resistor
number from R1 to R1401
2. Change R1704 value from 10K to 330K
3. Add U2202 C D E F
4. Change C2511 value from 0.1uF to 0.047uF(11G232147316360)
D
D
5. Change C2510, C2514 and C2515 value from 0.1uF to
0.33uF(11G232333436030)
11/29 1. Remove R409
2. USB port (J3500) power control on shutdown of AC mode
3. Change U2202 power source form "+3VS" to "+3V" to solve
pop noise
4. Add D2202 1N 4148W P/N 07G001001612 to solve pop noise
when power off
5. Remove R2201 and mount R2203 to change Gain Setting
12/1
1. Change component D2103 DAP202K to 1N4148W P/N 07G001001612
2. Add Components 10K Ohm & 1N4148W P/N 07G001001612 and
connect U2100 pin 30
3. Change J1500,U900,U2502,U3400,H4225,H4226,H4228,H4229,H4230
C
C
,H4223,H4231,Q4400 to green part
12/2
1. Change Thermal Sensor to SO-8 MAX6657
2. USB4-->Camera, USB6-->PB
12/5
1.Change material CE1200, F3500, F3501, F3502
2. Add EC new function-->THRO_CPU
3. Change X3100, C3118, C3119 J3401 part number
B
12/7 1.Change J2500 footprint
B
12/9 1.Change R1202 value
A
A
Title : HISTORY
ASUSTeK COMPUTER INC
Size
Custom
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
Project Name
1.0
43
Sheet
1
of
63
5
4
3
2
+5VS
1
+5VS
1
1
For EMI (NEAR CONNECTOR)
+
D4401
SS0540
CE4400
+5VS
2
1
2
100UF/6.3V
1206 SWAP
GND
RP4401A1
5 2.7KOHM
10
25
SLCT_AFD#
SLCT_ACK#
SLCT_ACK#RP4401B2
5 2.7KOHM
10
25
LPT_PD0
25
SLCT_BUSY
SLCT_BUSYRP4401C3
5 2.7KOHM
10
25
SLCT_PE
SLCT_PE
RP4401D4
5 2.7KOHM
10
LPT_PD3
RP4401E6
5 2.7KOHM
10
25
LPT_PD4
RP4401F7
5 2.7KOHM
10
25
LPT_PD5
RP4401G8
5 2.7KOHM
10
25
25
LPT_PD7
25
25
LPT_PD3
25
LPT_PD4
25
LPT_PD5
25
LPT_PD6
25
LPT_SLCT
LPT_PD6
RP4401H9
25 SLCT_ERROR#
25
LPT_PD1
SLCT_INIT#
LPT_PD2
SLCT_SLIN#
RP4400A1
5 2.7KOHM
10
SLCT_AFD# RP4400B2
5 2.7KOHM
10
RP4400C3
5 2.7KOHM
10
SLCT_ERROR#
RP4400D4
5 2.7KOHM
10
SLCT_STB#
LPT_PD0
LPT_PD1
RP4400E6
5 2.7KOHM
10
SLCT_INIT#
RP4400F7
5 2.7KOHM
10
LPT_PD2
RP4400G8
5 2.7KOHM
10
SLCT_SLIN# RP4400H9
5 2.7KOHM
10
GND
PRINT PORT
27
LPT_PD7
SLCT_STB#
5 2.7KOHM
10
C
LPT_SLCT
R4415 1
2 2.7KOhm
Swap 060108
LN4401
SLCT_L_PE
SLCT_L_BUSY
SLCT_L_ACK#
LPT_L_PD7
SLCT_L_SLIN#
LPT_L_PD2
SLCT_L_INIT#
LPT_L_PD1
120Ohm/100MHz
8
CN4400D
6
CN4400C
4
CN4400B
2
CN4400A
8
CN4401D
6
CN4401C
4
CN4401B
2
CN4401A
120Ohm/100MHz
LPT_SLCT
1
2
80Ohm/100Mhz
L4401
1
LPT_L_PD0
2
LPT_L_PD1
3
LPT_L_PD2
4
LPT_L_PD3
5
LPT_L_PD4
6
LPT_L_PD5
7
LPT_L_PD6
8
LPT_L_PD7
9
CON1
D_SUB_25P
14
SLCT_L_AFD#
15
SLCT_L_ERROR#
16
SLCT_L_INIT#
17
SLCT_L_SLIN#
C
18
19
20
21
22
SLCT_L_ACK#
10
SLCT_L_BUSY
11
SLCT_L_PE
12
SLCT_L_SLCT
13
23
24
25
C4403
150PF/50V
7
5
3
1
2
7
5
3
1
SLCT_L_STB#
1
2
4
6
8
2
4
6
8
150pF/50V
150pF/50V
150pF/50V
150pF/50V
SLCT_PE 1
SLCT_BUSY3
SLCT_ACK#5
LPT_PD7 7
1
3
5
7
150pF/50V
150pF/50V
150pF/50V
150pF/50V
SLCT_SLIN#
LPT_PD2
SLCT_INIT#
LPT_PD1
LN4400
D
26
25
C4401
0.1UF/16V
c0402
2
D
B
B
LN4403
2
4
6
8
LPT_PD6
LPT_PD5
LPT_PD4
LPT_PD3
SLCT_L_ERROR#
LPT_L_PD0
SLCT_L_AFD#
SLCT_L_STB#
LPT_L_PD6
LPT_L_PD5
LPT_L_PD4
LPT_L_PD3
2
4
6
8
120Ohm/100MHz
7
5
3
1
7
5
3
1
8
CN4402D
6
CN4402C
4
CN4402B
2
CN4402A
8
CN4403D
6
CN4403C
4
CN4403B
2
CN4403A
150pF/50V
150pF/50V
150pF/50V
150pF/50V
120Ohm/100MHz
1
3
5
7
150pF/50V
150pF/50V
150pF/50V
150pF/50V
LN4402
SLCT_ERROR#
1
LPT_PD0 3
SLCT_AFD# 5
SLCT_STB# 7
A
A
Title : Printer PORT
ASUSTeK COMPUTER INC
Size
Custom
Engineer:
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Jack Wang
Project Name
Sheet
1
44
of
63
5
4
3
2
1
A3F --> A6F Change List
1.Page 35, USB Power change Ploy fuse to TPS2024
2. Page 44, delete Dockig add Printer Port
D
D
3. Page 22, add SPDIF on/off circuit
4. Page 14,15
2 DDR2 Socket --> single double side DDR2 socket
5. change connector part reference .
6. change CON23, CON24, CON21, CON13, CON14, CON9
Part Number.
7. change Q2211A,Q2211B part number
C
8. change bat1 part number .
C
9. page 33 , change L_RDP and L_RDN net name to connect correctly.
10. Remove the LED 3700.
11. Remove C2512, C2513.
B
12. Change all hole to A6.
13. ChangeX1700
X2800 Partnumber for height reason.
14. Change R2811,R2819 to RN2805C/D.
15. Change PCMCIA footprint.
15. Remove c3804 c3807 c2600 c2613 c2614 for space.
B
16. Remove CE300,CE302 for power side has Add.
17. Remove Hole for VGA(South Bridge)
18. Add Chock on LAN connector.
19. change the R,C sequence at the connector of MDC and BAT.
20. change the LAN to 1000M LAN.Add PME to SouthBridge(Ref.A7T)
A
A
Title : Change List
ASUSTeK COMPUTER INC
Size
Date: Monday, March 06, 2006
4
3
Jack Wang
Rev
A6F
A
5
Engineer:
Project Name
2
1.0
Sheet
45
1
of
63
5
4
3
2
1
Reset
IC
PWRSW#_EC
2
6
D
AC_BAT_SYS
+3VA_EC
1
+3VA_EC
3
5 PM_RSMRST#
IT8510E
VSUS_ON
8
SUSC_EC#
+1.8V
+1.5V
+2.5V
+3V
+5V
+1V
Delay
99ms
9
SUSB_EC#
13
13
C
14
11
Calistoga
ICH7_PWROK
11 CLK_EN#
B
To EC
PM_SUSB#
ICH7
SUSB_ON
SUSC_ON
VSUS_GD#
IMVPOK#
C
4
PM_SUSC#
PWROK
VRMPWRGD
12
+3VSUS
+5VSUS
+12VSUS
D
7 PM_PWRBTN#
EC
+3VA
Power On
SWITCH
H_PWRGD
+5VLCM
+2.5VREF
PLT_RST#
A/D_DOCK_IN
+0.9VS
+1.5VS
+2.5VS
+3VS
+5VS
+12VS
H_CPURST#
CPU
PWROK
CLK
Gen.
B
Power On Sequence
DELAY
___ms
10
1
CPU_VRON
14
+VCORE
A
A
Title : FLOWCHART
ASUSTeK COMPUTER INC
Size
Custom
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.0
Sheet
1
46
of
63
5
PCI Device
D
IDSEL#
3
REQ/GNT#
2
1
Interrupts
10/100 RTL8100CL
AD23
2
A
CARD READER
AD17
1
D
CARDBUS
AD17
1
B
1394
AD17
1
C
MINIPCI ( 802.11a/b/g )
AD19
3
E,F
D
SM-Bus Address
SM-Bus Device
C
4
Clock Generator
1101001x ( D2 )
SO-DIMM 0
1010000x ( A0 )
SO-DIMM 1
1010001x ( A2 )
Thermal Sensor
1001100x ( 98 )
ICH7-M GPIO
A3F
GPIO08
EXTSMI#
GPIO09
SATA_DET#0
GPIO12
KBCSCI#
GPIO13
SIO_SMI#
GPIO14
PWRLED_1Hz
GPIO15
802_LED_EN#
GPIO25
CB_SD#
GPIO27
WLAN_ON#
GPIO28
BT_ON
GPIO36
BT_LED_EN#
GPIO37
PCB_ID0
GPIO38
PCB_ID1
GPIO39
PCB_ID2
Note
Volt
+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VSUS
+3VS
+3VS
+3VS
+3VS
C
B
B
A
A
Title : SYSTEM RESOURCE
ASUSTeK COMPUTER INC
Size
Custom
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.0
Sheet
1
47
of
63
5
4
3
2
1
D
D
C
C
B
B
A
A
Title : N/A
ASUSTeK COMPUTER INC
Size
Custom
Project Name
4
3
2
Rev
A6F
Date: Monday, March 06, 2006
5
Engineer: Jack Wang
1.0
Sheet
48
1
of
63
5
4
3
2
1
D
D
C
C
B
B
A
A
Title : N/A
Engineer: Jack Wang
ASUSTeK COMPUTER INC
Size
C
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
49
of
63
5
4
3
2
1
+1.05VO
0Ohm
0Ohm
2
0Ohm
0Ohm
2
2
0Ohm
2
0Ohm
2
@
@
@
@
@
@
1
2
1000PF/25V
1
2
PCPU_GND2
1
1
1000PF/25V
1UF/25V
2
ISEN2
1
2
1
2
330UF/2V
2
330UF/2V
1
C5017
0.22UF/10V
1
2
R5039
10KOhm
1% @
1
B
C5016
0.1UF/10V
1
AC_BAT_SYS
10Ohm
1
TPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28T
T5018 T5019 T5020 T5021 T5022 T5023 T5024 T5025 T5026 T5027 T5028 T5029 T5030 T5031 T5032 T5033
1
C5028 & C5029 for
transient response
1
1
1
1
1
1
1
1
1
1
1
1
1
PVCC
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
A
C5024
4.7UF/6.3V
1
11KOhm
2
R5052
1
2
R5053
1
3.65KOhm
2
PCPU_GND1
PCPU_GND2
10KOHM
VSUM
Title :
short to be near
to pin 33 & pin29
Close to Phase 1
Inductor
ASUSTeK COMPUTER INC
Size
Custom
3
2
POWER_VCORE
Engineer: Johnson Zhang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
4
+VCORE
2
0.33UF/16V
C5029
2
1
R5051
1
1
1
C5006
2
1
2.87KOhm
2
R5049
Close to Pin 18
1
2
0.22UF/10V
1
TPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28TTPC28T
T5000 T5003 T5004 T5005 T5006 T5007 T5008 T5009 T5010 T5011 T5012 T5013 T5014 T5015 T5016 T5017
VCC_PRM
5
330UF/2V
2
1
2
1
for current
balence
330UF/2V
R5018
10KOhm
2
1
ISEN1
1
15UF/25V
2
2
1
10KOhm
+ CE5007
C5022
0.1UF/50V
180PF/50V
1
1KOhm
R5050
1
1
2
2
R5049 for
load line
1
2
R5055
+ CE5006
R5046
05/11/24
C5028
0.033UF/16V
2
3.65KOhm
R5038
+5VS
R5040
1Ohm
2
10Ohm
2
C5023
2
A
1
2
1
2
EC31QS04
D5001
1
1
Q5007
SI4336DY_T1_E3
5
6
7
8
1
2
3
S
C5020
2.2UF/6.3V
2
R5048
27.4Ohm
@
2
0.36UH
1%
VSUM
1
SOP8
S
4G
SOP8
5
6
7
8
4G
D
1
2
3
13
14
15
16
17
18
19
20
21
22
23
24
2
2
1
R5045
0Ohm
2
1
VSSSENSE
R5020 3.65KOhm
15UF/25V
L5001
1
0.22UF/25V
R5036
0.01UF/50V
C5019
2
1
4
3
2
1
TPC28T
T5002
D
C5021
0.01UF/50V
2
1
3
Place these two
CAP under CPU
socket.
PCPU_GND2
1
R5044
1
R5043
27.4Ohm
@
C5009
1
2
ISEN2
0Ohm
C5008
Q5006
SI4392DY
C5014
2.7Ohm
2
R5041
2
1
VCCSENSE
Q5005
SI4392DY
Q5000
SI4336DY_T1_E3
49
48
47
46
45
44
43
42
41
40
39
38
37
VSUM
+5VS
2
C
VCC_PRM
PCPU_GND2
ISEN1
C5018
0.01UF/50V
2
1
3
2
1
PVCC
5
6
7
8
5
6
7
8
PCPU_GND1
1
CE5003
+
AC_BAT_SYS
470PF/50V C5015
B
1
0.22UF/10V
CE5002
+
1
4
3
2
1
36
35
34
33
32
31
30
29
28
27
26
25
VDIFF
VSEN
RTN
DROOP
DFB
VO
VSUM
VIN
GND1
VDD
ISEN2
ISEN1
2
0Ohm
@
1
2
0.22UF/25V
R5035
1
1
10KOhm 1% @
CE5004 CE5005
BOOT1
UGATE1
PHASE1
PGND1
LGATE1
PVCC
LGATE2
PGND2
PHASE2
UGATE2
BOOT2
NC
PGOOD
PSI#
PGD_IN
RBIAS
VR_TT#
NTC
SOFT
OCSET
VW
COMP
FB
FB2
2
R5026
GND2
3V3
CLK_EN#
DPRSTP#
DPRSLPVR
VR_ON
VID6
VID5
VID4
VID3
VID2
VID1
VID0
2
2
1
R5034
2
1.82KOhm
61.9KOhm
R5033
R5037
0Ohm
2
@
2
R5032
1
1
2
1
1.5KOhm
1
5600PF/50V
C5012
1
2
R5031 3.57KOhm
2
1
2
R5054
2
S
C5013
0.033UF/16V
1
2
3
4
5
6
7
8
9
10
11
12
1
G
1
C5011
390PF/50V
R5019
1Ohm
C5005
C5007
2.7Ohm
U5000
ISL6262CRZ
S
0.1UF/50VC5010
@
2
0.36UH
1%
D
16KOhm
1
1
EC31QS04
2
1
1
R5024
0Ohm
1
2
R5023
0Ohm
1
147KOhm
R5025
2
10KOHM
2
R5022
0Ohm
1
15.8KOhm 1%
@
2
R5021
@
2 1
R5027
VR_PWRGD
PSI#
(35A)
2
2
G
2
D5000
Q5004
SI4336DY_T1_E3
5
6
7
8
S
1
2
3
S
4G
SOP8
4G
D
1
2
3
5
6
7
8
SOP8
3
3
3
3
3
3
3
VR_VID6
VR_VID5
VR_VID4
VR_VID3
VR_VID2
VR_VID1
VR_VID0
D
Q5003
SI4336DY_T1_E3
0.047UF/50V
@
D
R5030
2
+VCORE
L5000
PCPU_GND1
1
499Ohm
@ R5028
1
2
+3VS
VCC_PRM
C5000
0.015uF/50V
1
2
Close to Phase 1
Inductor
1%
1UF/25V
TPC28T
T5001
@
1
MCH_OK
C
15UF/25V
PCPU_GND1
1
PM_PSI#
52
Q5002
SI4392DY
for current
balence
2
2
39,60 VRM_PWRGD
2
C5003
C5004
Q5001
SI4392DY
VCC_PRM
1UF/6.3V
1
+3VS
@
1
R5000
1
R5012
1
R5013
1
R5014
1
R5015
1
R5016
1
R5017
1
R5011
2
0Ohm
VR_VID6
15UF/25V
2 0Ohm
2
100KOhm
2 0Ohm
1 R5056
D
S
1 R5009
CLK_EN#
2,17 H_DPRSTP#
@
C5002
D
5
@
G
VR_VID5
CE5000 CE5001 C5001
@
S
VR_VID4
2 0Ohm @
@
D
2 499Ohm
1 R5007
AC_BAT_SYS
@
G
1 R5005
5,19 STP_CPU#
7,19 PM_DPRSLPVR
D
@
5
6
7
8
VR_VID3
CPU_VRON
2
28
AC_BAT_SYS
2
47KOhm
2
47KOhm
2
47KOhm
2
47KOhm
2
47KOhm
2
47KOhm
2
47KOhm
4
3
2
1
VR_VID2
63 CPU_VRON_PWR
1
R5001
1
R5002
1
R5003
1
R5004
1
R5006
1
R5008
1
R5010
5
6
7
8
VR_VID1
4
3
2
1
VR_VID0
Sheet
1
50
of
63
5
4
3
2
1
AC_BAT_SYS
5
6
7
8
2
Q5100
SI4800BDY
1
1
C5103
0.1UF/25V
2
D
S
R5102
D
G
R5103
330Ohm
15UF/25V
2
CE5105
0Ohm
15UF/25V
CE5101
1
C5102
8200PF/50V
AC_BAT_SYS
2
2
2
51KOhm
D
C5101
1UF/25V
1
R5101
1
0Ohm
2
1 1
C5109
3300PF/50V
R5111
2.7KOhm
2
R5113
15KOhm
Vref=0.85V
2
0.1UF/25V
1
2
1
2
100UF/6.3V
1
CE5102
CE5100
2
100UF/6.3V
1
1
2
2
30.1KOhm
1
C
G1
8
2
D1_2 S1/D2_3
7
3
G2
S1/D2_2
6
4
S2
S1/D2_1
5
D1_1
+3VO
TPC28T
T5102
L5101
1
JP5101
(5.7A)
2
1
5.2UH
1
2
+3VSUS
2
1MM_OPEN_5MIL
@
(0.39A)
1
2
2
C5113
+
C5112
SI4914DY
1
2
R5116
330Ohm
1
R5117
C5108
1UF/25V
Q5102
1
15.8KOhm
10KOhm
1%
C5107
1UF/10V
AC_BAT_SYS
+5VAO
2
C5111
R5114
+
150UF/4V
1
1
4
3
2
1
C5110
2
R5115
+5VAO
R5100 0Ohm
2
1
TPS51020
F=450KHz
@
+5VO
1
+
1UF/10V
2
1
@
2
FS1J4TP
CE5104
2
+5VSUS (0.03A)
2
2
2
1
0.01UF/50V
C5100
1
@
2
39,60 3V_5V_PWRGD
C
1
1MM_OPEN_5MIL
@
D5100
15UF/25V
3V_5V_PWRGD
JP5100
(7.0A)
2
3.8UH
1
ENBL
2
18KOhm
2
18KOhm
1
1
1
R5109
1
R5110
1
T5100
TPC28T
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
INV1
VBST1
COMP1
OUT1_U
SSTRT1
LL1
SKIP#
OUT1_D
VO1_VDDQ OUTGND1
DDR#
TRIP1
GND
VIN
REF_X
TRIP2
ENBL1
VREG5
ENBL2
REG5_IN
VO2
OUTGND2
PGOOD
OUT2_D
SSTRT2
LL2
COMP2
OUT2_U
INV2
VBST2
2
R5108
2
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
4700PF/50V
2
S
C5106
1
Q5101
SI4800BDY
G
2
1
5
6
7
8
U5100
1
R5112
100KOhm
1
0.1UF/25V
C5105
1
2
1.8KOhm
CE5103
1500PF/50V
2
D
R5107
10KOhm
R5106
0Ohm
R5105
4.7UH/16V
2
C5104
1
2 1
1
L5100
SUSB#_PWR 52,53,54,61,63
100KOhm
1
2
+5VO
TPC28T
T5101
4
3
2
1
1
R5104
1
AC_BAT_SYS
6800PF/50V
B
B
+12VSUS
TPC28TTPC28TTPC28TTPC28T
T5103 T5104 T5105 T5106
TPC28TTPC28TTPC28T
T5107 T5108 T5109
1
1
1
1
1
1
1
+3VO
+5VO
TPC28T
T5112
3
EN NC or ADJ
MIC5235YM5
A
1
4,28 VSUS_ON
2
4
1
1SS355
A
4,28
VSUS_ON
1
R5121
ENBL
2
1KOhm
Title :
ASUSTeK COMPUTER INC
Size
Custom
4
3
2
POWER_SYSTEM
Engineer: Johnson Zhang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
1
1
1
1
1
2
1
28,60 FORCE_OFF#
C5115
1UF/25V
R5119
95.3KOhm
FB=1.24V
100KOhm
1
R5120
5
TPC28TTPC28TTPC28T
T5117 T5118 T5119
1
OUT
TPC28TTPC28TTPC28TTPC28T
T5113 T5114 T5115 T5116
D5101
2
GND
1
IN
2
R5118
845KOhm
2
1
+12VSUS
Imax=100mA
2
U5101
1
1
AC_BAT_SYS
C5114
0.1UF/25V
1
2
Sheet
1
51
of
63
5
4
3
2
1
2
0.1UF/25V
5
6
7
8
1
4
3
2
1
0.1UF/25V
2
CE5206
+
C5206
2
1
CE5200
100UF/2.5V
2
1
100UF/2.5V
2
1
2
5
6
7
8
1
4
3
2
1
+VCCP
3MM_OPEN_5MIL
@
D5202
FS1J4TP
2
C5209
2
0.1UF/25V
2
1
1
C5210
1 R5206 2
3.92KOhm
+
2
R5209
1
0Ohm
C
@
R5213 1.78KOhm
1
2
C5212
2
0.01UF/50V
1
1
2
ISL6227CAZ_T
0.01UF/50V
2
115KOhm
R5212
1
9.76KOhm
1%
0Ohm
R5210
1
VREF = 0.9V
2
2
2
0.01UF/50V
R5211
C
1
6.65KOhm
1%
1
C5208
1
R5208
Q5204
SI4800BDY
1
2
3
4
5
6
7
8
9
10
11
12
13
14
1
2
R5214 137KOHM
2
2.2KOhm
GND
LGATE1
PGND1
PHASE1
UGATE1
BOOT1
ISEN1
EN1
VOUT1
VSEN1
OCSET1
SOFT1
DDR
VIN
2
1
VCC
LGATE2
PGND2
PHASE2
UGATE2
BOOT2
ISEN2
EN2
VOUT2
VSEN2
OCSET2
SOFT2
PG2/REF
PG1
C5211 0.01UF/50V
2
1
R5205
(7.7A)
2
1
3MM_OPEN_5MIL
@
JP5202
1 1 2 2
3.8UH
1
1
0Ohm @
1
2
1
2
2
0Ohm
R5204
C5204
1
0.1UF/25V
2
3.8UH
CE5205
100UF/2.5V
1
2
R5207
2
1
4.7UF/6.3V
2
TPC28T
T5202
L5201
1
U5200
2
CE5204
1
1
+
JP5201
1
S
2
1
1
2
S
G
C5205
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
L5200
(6A)
+
C5201
1
D
G
R5203
0Ohm
D
3MM_OPEN_5MIL
@
C5207
0.1UF/25V
D
+1.05VO
C5203
0.1UF/25V
G
+1.5VS
8
7
6
5
1
2
3
4
1
2
100UF/2.5V
1
2
3MM_OPEN_5MIL
@
JP5200
1 1 2 2
2
1
D
Q5203
SI4800BDY
JP5203
1
D5200
FS1J4TP
S
1MM_OPEN_5MIL
@
+1.5VO
21
C5202
2
1
2
0.1UF/25V
2
Q5202
SI4800BDY
1
2
3
4
CE5202
15UF/25V
1
R5202
10Ohm
S
1
D5201
RB717F
G
JP5204
+VCCA
TPC28T
T5201
R5201
4.7Ohm
D
Q5201
SI4800BDY
D
2
2
8
7
6
5
3
+5VO
CE5201
15UF/25V
AC_BAT_SYS
R5200
0Ohm
VREF = 0.9V
60 1.05V_1.5V_PWRGD
R5216
1
0.1UF/50V
C5213
2
200KOhm
1
2
51,53,54,61,63 SUSB#_PWR
2
1
R5215
10.2KOhm
R5217
1
0.1UF/50V
C5200
2
200KOhm
1
2
51,53,54,61,63 SUSB#_PWR
B
B
1
+3VS
1
+1.5VO
TPC28T
T5209
1
TPC28T
T5208
1
TPC28T
T5207
1
1
1
1
TPC28T
T5206
+1.05VO
3
2
C5214
0.22UF/16V
TPC28T
T5210
2N7002
TPC28T
T5211
TPC28T
T5212
TPC28T
T5213
TPC28T
T5214
TPC28T
T5215
TPC28T
T5216
TPC28T
T5217
1
1
1
1
1
1
1
1
2
Q5205
PMBS3904
2 S
1
E
2
R5221
10KOhm
A
2
A
1 B
2
2
1
TPC28T
T5205
Q5200
G
4.7KOhm
50
TPC28T
T5204
D
11
+1.05VO
1
1
2
100KOhm
R5219
3
3
C
R5220
MCH_OK
TPC28T
T5203
1
TPC28T
T5200
R5218
100KOhm
+3VO
Title :POWER_I/O_1.5VS & 1.05VS
ASUSTeK COMPUTER INC
Size
Custom
Engineer: Johnson Zhang
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
52
of
63
5
4
3
2
1
+5VO
C5311 0.1UF/25V
1
2
R5300
1
1
2
61,63 SUSC#_PWR
60 DDR_PWRGD
0.1UF/50V
C5300
R5309
2
AC_BAT_SYS
1
2
0Ohm
R5312
1
5
6
7
8
4
3
2
1
1
1
RB751V_40
2
2
0Ohm
2
+1.8V
D5301
FS1J4TP
0.1UF/25V
+
CE5307
C5307
2
1
2
CE5301
150UF/2V
1
2
@
2
C
R5311
2 2
1
6.19KOhm
1
R5310
2
4.3KOhm
1
C5306
1
2200PF/50V
2
C5312
1
1
R5308
2
2
C5303
1
2
4.7UF/6.3V
NCP5214MNR2G
C5308
2
11
R5302
1
+
1
3MM_OPEN_5MIL
@
2
150UF/2V
1
R5306
@
2200PF/50V
1
2
0.1UF/25V
C5317 100PF/50V
1
2
C5318
1UF/6.3V
1
(8.84A)
2
3.8UH
12Ohm
5
6
7
8
1
C5304
REF
4
3
2
1
GND
PGND
BGDDQ
VCCP
SWDDQ
TGDDQ
BOOST
OCDDQ
PGOOD
VTTREF
FBDDQ
COMP
Q5301
SI4800BDY
23
22
21
20
19
18
17
16
15
14
13
12
2
1
1UF/6.3V
10UF/6.3V
2
1
C5310
C5302
2
1
C5315
10UF/6.3V
2
1
C5314
10UF/6.3V
2
1
2
C5319
10UF/6.3V
1
2
0Ohm
3MM_OPEN_5MIL
@
JP5302
1 1 2 2
1
D5300
2
1
2
1
VDDQEN
VTTEN
FPWM#
SS
VTTGND
VTT
VTTI
FBVTT
AGND
DDQREF
VCCA
TPC28T
T5301
L5300
1
S
1
2
3
4
5
6
7
8
9
10
VCCA 11
1
2
D
C5309
5600PF/50V
JP5301
R5305
1
G
0Ohm
S
U5300
R5303
+1.8VO
G
R5304
0Ohm
@
D
Q5300
SI4800BDY
R5301
10Ohm
VCCA
C
CE5300
2
0.47UF/16V
C5305
2
240KOhm
2
1
2
1,52,54,61,63 SUSB#_PWR
15UF/25V
C5301
1
D
0.1UF/25V
D
4700PF/50V
130Ohm
2
R5307
3.3KOhm
+0.9VO
JP5300
+0.9VS
1
1
2
(1.8A)
2
C5313
0.1UF/25V
B
2
B
1
3MM_OPEN_5MIL
@
TPC28T
T5308
1
1
TPC28T
T5307
+1.8VO
TPC28T
T5315
TPC28T
T5316
A
1
TPC28T
T5314
1
TPC28T
T5313
1
TPC28T
T5312
1
TPC28T
T5311
1
1
TPC28T
T5310
1
TPC28T
T5309
1
+0.9VO
A
TPC28T
T5306
1
TPC28T
T5305
1
TPC28T
T5304
1
TPC28T
T5303
1
TPC28T
T5302
1
1
TPC28T
T5300
Title :
ASUSTeK COMPUTER INC
Size
Custom
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
POWER_I/O_DDR & VTT
Engineer: Johnson Zhang
Sheet
1
53
of
63
5
4
3
2
1
+3VAO
+3VA
TPC28T
T5406
1
1
1
2
2
1
+3VAO
1MM_OPEN_5MIL
D
TPC28T
T5407
JP5400
@
D
TPC28T
T5400
1
Vref = 1.23V
+3VAO
2
U5401
AC_BAT_SYS
ADJ
IN
OUT
EN
R5404
GND4
GND3
GND2
GND1
8
7
6
5
IOUT = 40 ~ 60mA
16.9KOhm
1
1
2
3
4
2
1
MIC5236YM
2
1
C5404
10UF/6.3V
R5405
10KOhm
1
2
C5405
1UF/25V
C
C
+2.5VS
+5VO
2
B
2
6
1
R5402
100KOhm
Q5400A
UM6K1N
2
Q5400B
UM6K1N
3
1
0.01UF/25V
1
C5403
2
2
1
10UF/6.3V
R5406
1
CE5400
2
10UF/10V
C5401
2
1
TPC28T
T5408
+2.5VO
10.2KOhm
9
CM8562GISTR
Imax=2A
1
TPC28T
T5405
8
7
6
5
1
PGND
AGND
VCCA
REFEN
10UF/10V
@
1
+2.5VS
VIN
VFB
VOUT0
VOUT1
C5402
2
1
TPC28T
T5404
JP5402
1MM_OPEN_5MIL
1 1 2 2
R5401
9.76KOhm
U5400
1
2
3
4
GND
@
+3V
+3VA
TPC28T
T5403
1
JP5401
1MM_OPEN_5MIL
1 1 2 2
B
1
TPC28T
T5401
R5413
82.5KOhm
5
1
2
4
1
SUSB#_PWR 51,52,53,61,63
C5400
0.1UF/50V
@
A
A
Title :
ASUSTeK COMPUTER INC
Size
Custom
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
POWER_I/O_+3VA & +2.5VS
Engineer: Johnson Zhang
Sheet
1
54
of
63
5
4
3
2
1
D
D
C
C
B
B
A
A
Title : Dummy
Engineer: Johnson Zhang
ASUSTeK COMPUTER INC
Size
Project Name
C
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
55
of
63
5
4
3
2
1
D
D
C
C
B
B
A
A
Title : Dummy
Engineer: Johnson Zhang
ASUSTeK COMPUTER INC
Size
Project Name
C
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
56
of
63
3
2
2
7
S
D
G
4
3
1
TPC28T
T5721
4
2
AC_BAT_SYS
Q5702
1
5
1
1
1
BAT_CON
L5701
1KOhm/100Mhz
1
2
BAT_S
20mOHM
6
G
5
D
T5710
D
3
T5709
BAT
1
2
6
T5708
TPC28T TPC28T TPC28T TPC28T
PT5717 PT5718 PT5719 PT5720
L5702
150Ohm/100Mhz
2
1
CSSN
TPC28T TPC28T TPC28T TPC28T TPC28T
1
7
T5707
CSSP
8
R5701
1
1
1
1
T5706
1
S
A/D_DOCK_IN
1
1
8
1
T5723
SHORT_PIN
1
JP5701
SHORT_PIN
1
2
TPC8107
8
BAT
1
T5704
TPC28T TPC28T TPC28T TPC28T
C5721
2
1
T5703
29,40,59,60 A/D_DOCK_IN
JP5705
2
Q5701
0.01UF/25V
T5700
Q5700
2
1
1
1
R5700
22kOhm
POWER PATH & BAT_LEARN
1
T5722
TPC28T
1
T5701
TPC28T
1
4
1
5
2
3
6
4
5
2
D5700
D
7
D
TPC8107
S
TPC8107
1
G
2
C5701
0.01UF/25V
1SS355
CHG_PDL
R5702
22kOhm
1
2
CHG_PDS
MAX8725_LDO
CHG_SRC
CSSP
2
1
Q5703
2
1
3
1
2N7002
2
2
C5716
0.22uF/16V
C
4
3
2
1
1
2 S
1
1
SI4835BDY
12/05/05
L5700
R5706
2
1
BAT
1
2
+
C5700
2
15UF/25V
1
C5714
0.1UF/25V
2
1
C5712
0.047UF/50V
PR5711
10KOhm
2
1
4
3
2
1
SHORT_PIN
JP5703
D5702
FS1J4TP
JP5702
Q5706
SI4800BDY
SHORT_PIN
2
2
5
6
7
8
2
25mOHM
1
1
C5707
1UF/25V
1
2
1
CHG_CCI
C5711
0.01UF/50V
2
1
G
Q5704
10UH
8
9
10
11
12
13
14
C5713
0.1UF/25V
2
1
2
R5717
10KOhm
1
1
1
11
R5716
20KOhm
2
1
Q5705
R5715
97.6KOhm
1
2
AD_IINP
R5714
137KOhm
2
R5713
1.91KOhm
2
3.685V
2.544V
11
TS#
TPC28T
T5702
5
6
7
8
1
2
29
28
27
26
25
24
23
22
1UF/16V
C5710
2
C5709
2
1
C5708
4.7UF/25V
2
1
R5710
33.2KOhm
1
2
2
R5708
20KOhm
1
R5709
40.2KOhm
1
2
2
3
1
R5712 1%
36.5KOhm
2
D
40,59
TPC28T
T5705
1
CHG_CCS
CHG_CCV
3
21
20
19
18
17
16
15
DLOV
DLO
PGND
CSIP
CSIN
BATT
GND1
2N7002
2 S
D
Q5710
+ 15UF/25V
C5722
S
1.588V
B
R5703
33Ohm
G
1
DCIN
LDO
ACIN
REF
GND/PKPRES#
ACOK
MODE
U5700
MAX8725ETI
D
1UF/16V
1
MAX1909_REF
GND2
PDL
PDS
CSSP
CSSN
SRC
DHI
DHIV
1
1
2
3
4
5
6
7
IINP
CLS
ICTL
VCTL
CCI
CCV
CCS
2
100KOhm
REF :
4.2235V(4.2023~4.2447)
R5707
13.3KOhm
2
1
2
100KOhm
R5704
MAX1909_REF
LDO : 5.4V
2
D
Precgarge current=150mA
C5706
0.1UF/25V
R5705
1
S
D5701
1SS355
MAX8725_LDO
G
VICTL< 0.8V or DCIN < 7V -->Charger Disable
AC_BAT_SYS
2
C5705
2
1
MAX8725_LDO
T5712
TPC28T
D
11
3
0.1UF/25V
1
2
A/D_DOCK_IN
Mode pin : Vmode > 2.8V (trie to LDO pin) ----> 4 Cells
0.8 > Vmode (trie to GND)
----> Learning mode
B
2N7002
G
2 S
3
2
BATSEL_2P#
0.1UF/25V
PC5704
CHG_PDL
A/D_DOCK_IN
28
3
0.1UF/25V
C5703
2
1
CHG_PDS
1
Vbatt = Cell * { Vref +[ (VCTL- 1.8V) / 9.52 ] }
VCTL= 1.588V
=> Vbatt = 4.2V
3
G
1
C
TPC28T
T5711
2
Charge Current Ichg = [0.075V/Rsense(CHG)]*[VICTL/3.6V]
Rsense(CHG)=0.025 ohm
VICTL= 3V
=> Ichg = 2.5A
VICTL= 1.68V => Ichg = 1.4A
C5702
0.1UF/25V
2
1
Adapter Iin(max) = [0.075V/Rsense(ADin)]*[VCLS/VREF]
Rsense(ADin)=0.02 ohm
VCLS= 3.685V
=> Iin(max)=3.27A
=> Constant Power = 19 * 3.27 = 62.13W
=>R5708=20K,R5714=137K
PKPRES#
R5727
CHG_SRC
AC_IN Threshold 2.048Vmax A/D_DOCK_IN
> 17.44V active
100KOhm
CSSN
PKPRES#
+5VLCM
2
R5724
100KOhm
V-
-
1%
@
D5705
A/D_SD#
2
3
@
C5719
@
0.1UF/25V
@
3
1SS355
G
2
3
Q5713
2N7002
D
3
R5720
Q5709
2N7002
11
BAT_LEARN
90.9KOhm
@
A
2 S
2
28
A
D
R5726
@
Ilimit=3.31A
Plimit=62.8W
1
3
60
88.7KOhm
@
1
V+
4
2
R5721
1
G
C5718
2
1
15KOhm
2
2
S 2
2
1
28,59 AC_APR_UC
11
1
Q5711
2N7002
@
MAX8725_LDO
R5723
U5701
LMV321IDBVR
@
1 AD_IINP
+
2
4.7KOhm
3
1
3
D
R5718
100KOhm
2
1
2
+5VCHG
2 S
47UF/6.3V
2
1
2
C5720
0.1UF/25V
2N7002
G
R5722
1
C5717
0.1UF/25V
@
1SS355 D5706
@2
1
2
11
CHG_EN#
+2.5VREF
PWRLMT#
Q5707
5
D
2
28
3
3
1
2
2 S
2
28
Power Limit
C5715
1UF/16V
340KOhm
Q5712
2N7002
G
1 R5725
D
11
2
PRECHG
1
3
28
1MOhm
2
G
1
11
S 2
Title :
Size
C
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
POWER_CHARGER
Engineer: Johnson Zhang
<OrgName>
Sheet
1
57
of
63
5
4
3
2
1
D
D
C
C
B
B
A
A
Title : Dummy
Engineer: Johnson Zhang
ASUSTeK COMPUTER INC
Size
Project Name
C
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
Sheet
1
58
of
63
5
4
3
BATTERY IN DETECT
2
1
ADAPTER IN DETECT
+3VA
TPC28T
T5900
1
R5900
2
Q5900B
UM6K1N
5
Q5900A
UM6K1N
2
TS#
3
6
4
ACIN_OC# 28
3
Q5901
2N7002
G
2 S
C5900
2
1000PF/16V
2
1
D
11
28,57 AC_APR_UC
1
40,57
D
1
3
R5901
T5901
TPC28T
2
D
100KOhm
100KOhm
1
1
BAT_IN_OC# 28
C
C
+5VLCM, +5VCHG & +2.5VREF
B
B
+5VCHG
A/D_DOCK_IN
TPC28T
T5902
D5900
TPC28T
T5903
1
U5900
1
2
1
1
F02JK2E
R5904
1KOhm
+2.5VREF
LM4040BIM3
1
U5901
3
C5902
1UF/10V
2
1UF/10V
1
1
C5904
1UF/25V
C5905
2
1
2
C5903
4.7UF/25V
2
1
2
2
TPC28T
T5904
1
L78L05ACUTR
2
INPUT OUTPUT
1
3
GND
3
+5VLCM
+5V
A
A
Title :
ASUSTeK COMPUTER INC
Size
Custom
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
POWER_DETECT
Engineer: Johnson Zhang
Sheet
1
59
of
63
5
4
3
2
1
BATTERY A/D_SD# (OVP)
A/D_DOCK_IN
D
1
D
R6001
1
47KOhm
1
2
PMBS3906
BAT_S
2
B 1
3
C
2
1
OVP=17.25V
R6010
T6000
TPC28T
R6007
B 1
1
1
2
3
4
1
2
+5VLCM
U6000
1
PMBS3904
3
C
Q6002
E
2
C6005
0.1UF/16V
1
VOUT1
VIN1VIN1+
GND
VCC
VOUT2
VIN2VIN2+
C
2
LMV358IDR
8
7
6
5
2
2
C6002
2
1
1
2
C
R6013
5.6KOhm
57.6KOhm
1
R6006
C6001
4.7UF/10V
10UF/6.3V
1
2
10KOhm
C6004
0.1UF/16V
1
1
+2.5VREF
C6000
0.1UF/25V
@
A/D_SD#
340KOhm
2
E
2
57
R6003
Q6001
5.1KOhm
100KOhm
T6001
TPC28T
2
R6002
POWER GOOD DETECTER
B
B
+3VS
R6023
100KOhm
2
1
+3VSUS
1
JP6000
39,51 3V_5V_PWRGD
52 1.05V_1.5V_PWRGD
A
6
1 @
2
5
Q6010B
UM6K1N
DDR_PWRGD
TPC28T T6005
1
3V_5V_PWRGD
TPC28T T6006
1
1.05V_1.5V_PWRGD
C6007
4.7UF/6.3V
4
1SS355
JP6003
Q6010A
UM6K1N
2
3
SHORTPIN
D6001
2
1
T6007
TPC28T
1
1 @
2
1
SHORTPIN
JP6001
VRM_PWRGD
TPC28T T6004
1
1
2
2
53 DDR_PWRGD
1 @
R6021
560KOhm
1
2
D6000
1SS355
TPC28T T6003
1
2
39,50 VRM_PWRGD
R6022
100KOhm
1
FORCE_OFF# 28,51
2
21,25,33,36,37,39,61 SUSB#
A
SHORTPIN
Title :
ASUSTeK COMPUTER INC
Size
Custom
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
POWER_PROTECT
Engineer: Johnson Zhang
Sheet
1
60
of
63
5
4
3
2
1
SUSC#_PWR POWER
1
21,25,33,36,37,39,60 SUSB#
R6101
TPC28T
T6105
1
1
TPC28T
T6104
(1.52A)
1KOhm
D
1
1
2
3
R6100 10KOhm
2
1
51,52,53,54,63 SUSB#_PWR
1
G
D
C6100
0.1UF/50V
@
+3V
2
D
S
Q6100
PMN45EN
TPC28T
T6103
1
6
5
4
1
+3VO
TPC28T
T6102
1
TPC28T TPC28T
T6100
T6101
2
C6101
0.01UF/50V
DRAIN_2
8
SOURCE_3
7
6
SOURCE_4
5
GATE_2
1
TPC28T
T6108
TPC28T
T6109
+5V (5.52A)
1
Q6106
N
DRAIN_1
1
SOURCE_1
2
3
SOURCE_2
4
GATE_1
1
+5VO
1
TPC28T TPC28T
T6106
T6107
FDW2501NZ
0Ohm
1
1
1
R6102
2
C6102
3900PF/50V
R6110
2
100KOhm
TPC28T
T6125
2
TPC28T
T6123
C
100KOhm
1
2
C
6
10K
Q6105
UMC4N
(0.001A)
R6104
B
B
2
47K
47K
1
E
1
53,63 SUSC#_PWR
+12V
4
E
47K
3
TPC28T
T6124
C
1
+12VSUS
1
C
SUSB#_PWR POWER
TPC28T
T6114
6
5
4
TPC28T
T6112
1
11
+3VS
53,63 SUSC#_PWR
(2.55A)
R6106
1
TPC28T
T6119
1KOhm
B
1
0Ohm
1
1
2
3
G
2 R6105
2
D
B
SUSC#
TPC28T
T6113
Q6102
PMN45EN
S
1
1
+3VO
26,36,39
1
TPC28T TPC28T
T6110
T6111
C6103
0.1UF/25V
@
2
C6104
0.1UF/50V
Q6108
PMN45EN
TPC28T
T6117
TPC28T
T6118
1
11
+5VS
(3.1A)
+12VS
(0.002A)
G
D
1
1
+5VO
S
6
5
4
TPC28T TPC28T
T6115
T6116
1
2
0Ohm
C6106
0.1UF/50V
C6105
0.1UF/25V
@
1
2
1
1
2
3
2 R6107
R6108
100KOhm
TPC28T
T6121
2
TPC28T
T6120
1
2
Title :
R6109
C
6
10K
B
Q6104
UMC4N
B
47K
E
2
47K
1
1
51,52,53,54,63 SUSB#_PWR
100KOhm
4
E
3
47K
TPC28T
T6122
C
1
A
+12VSUS
1
A
ASUSTeK COMPUTER INC
Size
Custom
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
POWER_LOAD SWITCH
Engineer: Johnson Zhang
Sheet
1
61
of
63
5
4
A/D_DOCK_IN
3
+5VCHG
L78L05ACUTR
(Regulator)
D
PRECHG
MAX8724
(Controllor)
MAX1836
(Regulator)
VSUS_ON
SHUT_DOWN#
+2.5VREF
LM4040BIM
(Regulator)
AC_APR_UC
AC_BAT_SYS
BAT
D
SUSC#_PWR
AC_BAT_SYS
1
+5VLCM
SWITCH
(F02JK2E)
+5V
BATSEL_2P# PRECHG
A/D_SD# BAT_LEARN
BATSEL_3S# CHG_EN#
2
+12VSUS (1mA)
MIC5235BM
(Regulator)
SUSB#_PWR
+V3V
+3VAO
MIC5235BM
(Regulator)
UMC4N
(SWITCH)
+12V
UMC4N
(SWITCH)
+12VS
+3.3VSUS
+12V
+3VO (5.7A)
PMN451N
(SWITCH)
+3V (2.7A)
PMN45EN
(SWITCH)
+3VS (2.555A)
+12V
FDW2501NZ
(SWITCH)
+5V (1.3A)
+12VS
FDW2501NZ
(SWITCH)
+5VS (5.098A)
CM8562
(Regulator)
+2.5VO
C
TPS51020
SHUT_DOWN#
FORCE_OFF#
SUSC#_PWR
+12VS
(Controllor)
C
3V_5V_PWRGD
+5VSUS
VSUS_ON
+5VO(7.0A)
SUSB#_PWR
+5VAO
+2.5VS (2.0A)
B
B
+1.5VO
+5VO
+1.5VS (5.741A)
ISL6227CAZ
(Controllor)
SUSB#_PWR
+1.05VO
+1.05VS(7.05A)
1.05V_1.5V_PWRGD
+1.8VO
+5VO
SUSB#_PWR
SUSC#_PWR
NPC5214
(Controllor)
+0.9VO
+1.8V (8.2A)
+0.9VS (2A)
DDR_PWRGD
PWR_OK_VGA
A
A
+5VO & +3VO
+VCORE (36A)
ISL6262CRZ
(Controllor)
CPU_VRON
VR_VID0~VR_VID6, STP_CPU#,
PM_DPRSLPVR, MCH_OK,
PM_PSI#,VCCSENSE,VSSSENSE
5
Title :
ASUSTeK COMPUTER INC
VRM_PWRGD, CLK_PWR_GD#
Size
Custom
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
4
3
2
POWER_FLOWCHART
Engineer: Johnson Zhang
Sheet
1
62
of
63
5
4
AC_BAT_SYS
3
AC_BAT_SYS 12,50,51,52,53,54,57
D
+3VA
+3VA
4,12,20,28,37,39,54,59
+5VO
+5VO
35,51,52,53,54,61
+3VO
+3VO
51,52,61
+3VSUS
+3VSUS
18,19,20,28,33,34,37,39,51,60
2
1
D
FOR POWER TEST
JP6300
1
+3VA
+5VSUS
+3V
+5VSUS
20,36,37,51
+3V
12,18,22,26,30,31,32,34,35,36,38,41,54,61
+3VS
4,5,7,9,11,12,13,14,15,19,20,21,22,25,26,27,28,30,36,38,39,42,50,52,60,61
1
2
2
CPU_VRON_PWR 50
SGL_JUMP
@
JP6301
+3VS
1
1
2
2
SUSB#_PWR
SUSB#_PWR 51,52,53,54,61
SGL_JUMP
@
+12VSUS
+12VSUS 51,61
JP6302
+12V
+12V
+12VS
+5V
4,32,36,61
+12VS
12,22,36,61
+5V
9,12,22,31,35,36,37,41,59,61
+5VS
+5VS
4,13,19,20,21,22,27,28,36,37,38,44,50,61
+2.5VO
+2.5VO
54
+2.5VS
+2.5VS
9,13,36,54
+1.8VO
+1.8VO
53
+1.8V
+1.8V
7,10,14,15,36,53
+0.9VS
+0.9VS
16,36,53
1
1
2
2
SUSC#_PWR
SUSC#_PWR 53,61
SGL_JUMP
@
C
C
BAT
29,57
+5VCHG
+5VCHG
57,59
+5VLCM
+5VLCM
37,57,59,60
BAT
+2.5VREF 57,59,60
+2.5VREF
+VCORE
B
+VCORE
B
3,50
BAT_CON 40,57
BAT_CON
A
A
Title :
ASUSTeK COMPUTER INC
Size
Custom
Project Name
Rev
A6F
1.0
Date: Monday, March 06, 2006
5
4
3
2
POWER_SIGNAL
Engineer: Johnson Zhang
Sheet
1
63
of
63

Similar documents

Z62FM Block Diagram

Z62FM Block Diagram ===============GND 10 mils =========H_THERMDA(10 mils) 10 mils =========H_THERMDC(10 mils) 10 mils =========GND 12 mils ---------------------OTHER SIGNALS

More information

W3V/A SCHEMATIC V2.1

W3V/A SCHEMATIC V2.1 Best estimate is 18mil wide trace for outer layers and 14mil if on internal layer. See RDDP of Banias. Traces should be shorter than 0.5". Refer to latest CS layout

More information

AW1 BLOCK DIAGRAM

AW1 BLOCK DIAGRAM 12--VGA(M11-P AGP INTERFACE) 13--VGA(M11-P MEM A&B) 14--VGA(M11-P PWR&GROUN) 15--VGA(VIDEO MEM A) 16--VGA(VIDEO MEM B)

More information

a8t/m schematic r2.1

a8t/m schematic r2.1 PCI-E--MINI CARD PCI-E--NEW CARD PCI--LAN RTL8110CL RJ45 & RJ11 PCI--1394,CardReader R5C832 PCI--4 IN1 CON AUDIO CODEC ALC660 AUDIO AMP G1420 MDC,B/T,TPM & DISCHG,HOLE DVI CONN ACIN, BAT, FAN, I/O ...

More information

MA50 Ultrabook Block Diagram Rev 1.0

MA50 Ultrabook Block Diagram Rev 1.0 M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 M_B_A15

More information

analog moat

analog moat to 10K Ohms to a rail of 1.05/1.1V which is ON in S0-S3 2. Connect this pin through a voltage divider circuit; recommend 4.75K Ohms pull-up to DDR3 Power Rail (VDDQ) of +V1.5U and a 12K Ohms pull-d...

More information